Home
last modified time | relevance | path

Searched refs:clk_idx (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/clk/aspeed/
H A Dclk-ast2700.c704 static struct clk_hw *ast2700_clk_hw_register_pll(int clk_idx, void __iomem *reg, in ast2700_clk_hw_register_pll() argument
725 if (clk_idx == SCU0_CLK_MPLL) { in ast2700_clk_hw_register_pll()
755 static struct clk_hw *ast2700_clk_hw_register_misc(int clk_idx, void __iomem *reg, in ast2700_clk_hw_register_misc() argument
761 if (clk_idx == SCU0_CLK_MPHY) { in ast2700_clk_hw_register_misc()
763 } else if (clk_idx == SCU0_CLK_U2PHY_REFCLK) { in ast2700_clk_hw_register_misc()
/linux/drivers/staging/media/tegra-video/
H A Dcsi.c270 int clk_idx = (csi_port_num >> 1) + 1; in tegra_csi_calc_settle_time() local
272 cil_clk_mhz = clk_get_rate(csi->clks[clk_idx].clk) / MHZ; in tegra_csi_calc_settle_time()
/linux/drivers/ufs/host/
H A Dufs-exynos.c535 int i = 0, clk_idx = -1; in exynos_ufs_calc_pwm_clk_div() local
542 clk_idx = i; in exynos_ufs_calc_pwm_clk_div()
548 if (clk_idx == -1) { in exynos_ufs_calc_pwm_clk_div()
549 ufshcd_dme_get(hba, UIC_ARG_MIB(CMN_PWM_CLK_CTRL), &clk_idx); in exynos_ufs_calc_pwm_clk_div()
554 attr->cmn_pwm_clk_ctrl = clk_idx & PWM_CLK_CTRL_MASK; in exynos_ufs_calc_pwm_clk_div()
/linux/sound/soc/codecs/
H A Darizona.c1329 int clk_idx; in arizona_clk_ev() local
1342 clk_idx = ARIZONA_MCLK1; in arizona_clk_ev()
1345 clk_idx = ARIZONA_MCLK2; in arizona_clk_ev()
1353 return clk_prepare_enable(arizona->mclk[clk_idx]); in arizona_clk_ev()
1355 clk_disable_unprepare(arizona->mclk[clk_idx]); in arizona_clk_ev()
H A Dwm8994.c1062 unsigned int offset, val, clk_idx; in aif_mclk_set() local
1075 clk_idx = WM8994_MCLK1; in aif_mclk_set()
1078 clk_idx = WM8994_MCLK2; in aif_mclk_set()
1085 ret = clk_prepare_enable(wm8994->mclk[clk_idx].clk); in aif_mclk_set()
1088 clk_idx); in aif_mclk_set()
1092 clk_disable_unprepare(wm8994->mclk[clk_idx].clk); in aif_mclk_set()
H A Dmadera.c174 int clk_idx; in madera_clk_ev() local
185 clk_idx = MADERA_MCLK1; in madera_clk_ev()
188 clk_idx = MADERA_MCLK2; in madera_clk_ev()
191 clk_idx = MADERA_MCLK3; in madera_clk_ev()
199 return clk_prepare_enable(madera->mclk[clk_idx].clk); in madera_clk_ev()
201 clk_disable_unprepare(madera->mclk[clk_idx].clk); in madera_clk_ev()
/linux/drivers/media/i2c/
H A Dimx290.c673 enum imx290_clk_freq clk_idx = imx290->xclk_idx; in imx290_set_clock() local
674 const struct imx290_clk_cfg *clk_cfg = &mode->clk_cfg[clk_idx]; in imx290_set_clock()
677 ret = imx290_set_register_array(imx290, xclk_regs[clk_idx], in imx290_set_clock()
/linux/drivers/spi/
H A Dspi-geni-qcom.c119 unsigned int *clk_idx, in get_spi_clk_cfg() argument
128 clk_idx, &sclk_freq, false); in get_spi_clk_cfg()
139 actual_hz, sclk_freq, *clk_idx, *clk_div); in get_spi_clk_cfg()
/linux/drivers/tty/serial/
H A Dqcom_geni_serial.c1258 unsigned int avg_bw_core, clk_idx; in geni_serial_set_rate() local
1270 ret = geni_se_clk_freq_match(&port->se, baud * sampling_rate, &clk_idx, &clk_rate, false); in geni_serial_set_rate()
1285 baud * sampling_rate, clk_rate, clk_div, clk_idx); in geni_serial_set_rate()
1306 writel(clk_idx & CLK_SEL_MSK, uport->membase + SE_GENI_CLK_SEL); in geni_serial_set_rate()
/linux/drivers/gpu/drm/amd/include/
H A Dkgd_pp_interface.h51 u8 clk_idx; member
/linux/drivers/gpu/drm/amd/pm/legacy-dpm/
H A Dlegacy_dpm.c432 adev->pm.dpm.vce_states[i].clk_idx = in amdgpu_parse_extended_power_table()
H A Dkv_dpm.c2768 clock_array_index = adev->pm.dpm.vce_states[i].clk_idx; in kv_parse_power_table()
H A Dsi_dpm.c7387 clock_array_index = adev->pm.dpm.vce_states[i].clk_idx; in si_parse_power_table()
/linux/drivers/gpu/drm/radeon/
H A Dr600_dpm.c1122 rdev->pm.dpm.vce_states[i].clk_idx = in r600_parse_extended_power_table()
H A Dtrinity_dpm.c1760 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx; in trinity_parse_power_table()
H A Dkv_dpm.c2505 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx; in kv_parse_power_table()
H A Dradeon.h1524 u8 clk_idx; member
H A Dci_dpm.c5568 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx; in ci_parse_power_table()
H A Dsi_dpm.c6828 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx; in si_parse_power_table()