| /linux/mm/ |
| H A D | mmu_gather.c | 20 struct mmu_gather_batch *batch; in tlb_next_batch() local
26 batch = tlb->active; in tlb_next_batch()
27 if (batch->next) { in tlb_next_batch()
28 tlb->active = batch->next; in tlb_next_batch()
35 batch = (void *)__get_free_page(GFP_NOWAIT); in tlb_next_batch()
36 if (!batch) in tlb_next_batch()
40 batch->next = NULL; in tlb_next_batch()
41 batch->nr = 0; in tlb_next_batch()
42 batch->max = MAX_GATHER_BATCH; in tlb_next_batch()
44 tlb->active->next = batch; in tlb_next_batch()
[all …]
|
| /linux/drivers/gpu/drm/i915/selftests/ |
| H A D | igt_spinner.c | 98 if (!spin->batch) { in igt_spinner_pin()
106 spin->batch = vaddr; in igt_spinner_pin()
132 u32 *batch; in igt_spinner_create_request() local
140 if (!spin->batch) { in igt_spinner_create_request()
161 batch = spin->batch; in igt_spinner_create_request()
164 *batch++ = MI_STORE_DWORD_IMM_GEN4; in igt_spinner_create_request()
165 *batch++ = lower_32_bits(hws_address(hws, rq)); in igt_spinner_create_request()
166 *batch++ = upper_32_bits(hws_address(hws, rq)); in igt_spinner_create_request()
168 *batch++ = MI_STORE_DWORD_IMM_GEN4; in igt_spinner_create_request()
169 *batch++ = 0; in igt_spinner_create_request()
[all …]
|
| /linux/arch/powerpc/mm/book3s64/ |
| H A D | hash_tlb.c | 44 struct ppc64_tlb_batch *batch = &get_cpu_var(ppc64_tlb_batch); in hpte_need_flush() local
51 i = batch->index; in hpte_need_flush()
103 if (!batch->active) { in hpte_need_flush()
119 if (i != 0 && (mm != batch->mm || batch->psize != psize || in hpte_need_flush()
120 batch->ssize != ssize)) { in hpte_need_flush()
121 __flush_tlb_pending(batch); in hpte_need_flush()
125 batch->mm = mm; in hpte_need_flush()
126 batch->psize = psize; in hpte_need_flush()
127 batch->ssize = ssize; in hpte_need_flush()
129 batch->pte[i] = rpte; in hpte_need_flush()
[all …]
|
| /linux/drivers/iommu/iommufd/ |
| H A D | pages.c | 276 static void batch_clear(struct pfn_batch *batch) in batch_clear() argument
278 batch->total_pfns = 0; in batch_clear()
279 batch->end = 0; in batch_clear()
280 batch->pfns[0] = 0; in batch_clear()
281 batch->npfns[0] = 0; in batch_clear()
288 static void batch_clear_carry(struct pfn_batch *batch, unsigned int keep_pfns) in batch_clear_carry() argument
291 return batch_clear(batch); in batch_clear_carry()
294 WARN_ON(!batch->end || in batch_clear_carry()
295 batch->npfns[batch->end - 1] < keep_pfns); in batch_clear_carry()
297 batch->total_pfns = keep_pfns; in batch_clear_carry()
[all …]
|
| /linux/include/trace/events/ |
| H A D | intel_ifs.h | 13 TP_PROTO(int batch, int start, int stop, u64 status),
15 TP_ARGS(batch, start, stop, status),
18 __field( int, batch )
25 __entry->batch = batch;
32 __entry->batch,
40 TP_PROTO(int batch, union ifs_sbaf activate, union ifs_sbaf_status status),
42 TP_ARGS(batch, activate, status),
46 __field( int, batch )
53 __entry->batch = batch;
59 __entry->batch,
|
| /linux/drivers/gpu/drm/i915/gt/ |
| H A D | gen7_renderclear.c | 235 gen7_emit_state_base_address(struct batch_chunk *batch, in gen7_emit_state_base_address() argument
238 u32 *cs = batch_alloc_items(batch, 0, 10); in gen7_emit_state_base_address()
242 *cs++ = batch_addr(batch) | BASE_ADDRESS_MODIFY; in gen7_emit_state_base_address()
244 *cs++ = (batch_addr(batch) + surface_state_base) | BASE_ADDRESS_MODIFY; in gen7_emit_state_base_address()
246 *cs++ = batch_addr(batch) | BASE_ADDRESS_MODIFY; in gen7_emit_state_base_address()
248 *cs++ = batch_addr(batch) | BASE_ADDRESS_MODIFY; in gen7_emit_state_base_address()
250 *cs++ = batch_addr(batch) | BASE_ADDRESS_MODIFY; in gen7_emit_state_base_address()
257 batch_advance(batch, cs); in gen7_emit_state_base_address()
261 gen7_emit_vfe_state(struct batch_chunk *batch, in gen7_emit_vfe_state() argument
267 u32 *cs = batch_alloc_items(batch, 32, 8); in gen7_emit_vfe_state()
[all …]
|
| H A D | intel_lrc.c | 1637 gen8_emit_flush_coherentl3_wa(struct intel_engine_cs *engine, u32 *batch) in gen8_emit_flush_coherentl3_wa() argument
1640 *batch++ = MI_STORE_REGISTER_MEM_GEN8 | MI_SRM_LRM_GLOBAL_GTT; in gen8_emit_flush_coherentl3_wa()
1641 *batch++ = i915_mmio_reg_offset(GEN8_L3SQCREG4); in gen8_emit_flush_coherentl3_wa()
1642 *batch++ = intel_gt_scratch_offset(engine->gt, in gen8_emit_flush_coherentl3_wa()
1644 *batch++ = 0; in gen8_emit_flush_coherentl3_wa()
1646 *batch++ = MI_LOAD_REGISTER_IMM(1); in gen8_emit_flush_coherentl3_wa()
1647 *batch++ = i915_mmio_reg_offset(GEN8_L3SQCREG4); in gen8_emit_flush_coherentl3_wa()
1648 *batch++ = 0x40400000 | GEN8_LQSC_FLUSH_COHERENT_LINES; in gen8_emit_flush_coherentl3_wa()
1650 batch = gen8_emit_pipe_control(batch, in gen8_emit_flush_coherentl3_wa()
1655 *batch++ = MI_LOAD_REGISTER_MEM_GEN8 | MI_SRM_LRM_GLOBAL_GTT; in gen8_emit_flush_coherentl3_wa()
[all …]
|
| H A D | gen8_engine_cs.h | 53 __gen8_emit_pipe_control(u32 *batch, u32 bit_group_0, in __gen8_emit_pipe_control() argument
56 memset(batch, 0, 6 * sizeof(u32)); in __gen8_emit_pipe_control()
58 batch[0] = GFX_OP_PIPE_CONTROL(6) | bit_group_0; in __gen8_emit_pipe_control()
59 batch[1] = bit_group_1; in __gen8_emit_pipe_control()
60 batch[2] = offset; in __gen8_emit_pipe_control()
62 return batch + 6; in __gen8_emit_pipe_control()
65 static inline u32 *gen8_emit_pipe_control(u32 *batch, in gen8_emit_pipe_control() argument
68 return __gen8_emit_pipe_control(batch, 0, bit_group_1, offset); in gen8_emit_pipe_control()
71 static inline u32 *gen12_emit_pipe_control(u32 *batch, u32 bit_group_0, in gen12_emit_pipe_control() argument
74 return __gen8_emit_pipe_control(batch, bit_group_0, in gen12_emit_pipe_control()
|
| H A D | selftest_hangcheck.c | 38 u32 *batch; member
81 h->batch = vaddr; in hang_init()
113 u32 *batch; in hang_create_request() local
133 h->batch = vaddr; in hang_create_request()
171 batch = h->batch; in hang_create_request()
173 *batch++ = MI_STORE_DWORD_IMM_GEN4; in hang_create_request()
174 *batch++ = lower_32_bits(hws_address(hws, rq)); in hang_create_request()
175 *batch++ = upper_32_bits(hws_address(hws, rq)); in hang_create_request()
176 *batch++ = rq->fence.seqno; in hang_create_request()
177 *batch++ = MI_NOOP; in hang_create_request()
[all …]
|
| H A D | selftest_workarounds.c | 504 struct i915_vma *batch; in check_dirty_whitelist() local
513 batch = create_batch(ce->vm); in check_dirty_whitelist()
514 if (IS_ERR(batch)) { in check_dirty_whitelist()
515 err = PTR_ERR(batch); in check_dirty_whitelist()
542 err = i915_gem_object_lock(batch->obj, &ww); in check_dirty_whitelist()
548 cs = i915_gem_object_pin_map(batch->obj, I915_MAP_WC); in check_dirty_whitelist()
614 i915_gem_object_flush_map(batch->obj); in check_dirty_whitelist()
615 i915_gem_object_unpin_map(batch->obj); in check_dirty_whitelist()
631 err = i915_vma_move_to_active(batch, rq, 0); in check_dirty_whitelist()
641 i915_vma_offset(batch), PAGE_SIZE, in check_dirty_whitelist()
[all …]
|
| /linux/tools/testing/selftests/bpf/progs/ |
| H A D | test_bpf_ma.c | 56 static __always_inline void batch_alloc(struct bpf_map *map, unsigned int batch, unsigned int idx) in batch_alloc() argument
62 for (i = 0; i < batch; i++) { in batch_alloc()
83 static __always_inline void batch_free(struct bpf_map *map, unsigned int batch, unsigned int idx) in batch_free() argument
89 for (i = 0; i < batch; i++) { in batch_free()
105 static __always_inline void batch_percpu_alloc(struct bpf_map *map, unsigned int batch, in batch_percpu_alloc() argument
112 for (i = 0; i < batch; i++) { in batch_percpu_alloc()
133 static __always_inline void batch_percpu_free(struct bpf_map *map, unsigned int batch, in batch_percpu_free() argument
140 for (i = 0; i < batch; i++) { in batch_percpu_free()
154 #define CALL_BATCH_ALLOC(size, batch, idx) \ argument
155 batch_alloc((struct bpf_map *)(&array_##size), batch, idx)
[all …]
|
| /linux/drivers/gpu/drm/xe/ |
| H A D | xe_pxp_submit.c | 157 gsc_res->batch = IOSYS_MAP_INIT_OFFSET(&bo->vmap, 0); in allocate_gsc_client_resources()
233 static u32 pxp_emit_wait(struct xe_device *xe, struct iosys_map *batch, u32 offset) in pxp_emit_wait() argument
236 emit_cmd(xe, batch, offset++, MFX_WAIT_PXP); in pxp_emit_wait()
237 emit_cmd(xe, batch, offset++, 0); in pxp_emit_wait()
242 static u32 pxp_emit_session_selection(struct xe_device *xe, struct iosys_map *batch, in pxp_emit_session_selection() argument
245 offset = pxp_emit_wait(xe, batch, offset); in pxp_emit_session_selection()
248 emit_cmd(xe, batch, offset++, MI_FLUSH_DW | MI_FLUSH_IMM_DW); in pxp_emit_session_selection()
249 emit_cmd(xe, batch, offset++, 0); in pxp_emit_session_selection()
250 emit_cmd(xe, batch, offset++, 0); in pxp_emit_session_selection()
251 emit_cmd(xe, batch, offset++, 0); in pxp_emit_session_selection()
[all …]
|
| /linux/arch/powerpc/include/asm/book3s/64/ |
| H A D | tlbflush-hash.h | 25 extern void __flush_tlb_pending(struct ppc64_tlb_batch *batch);
31 struct ppc64_tlb_batch *batch; in arch_enter_lazy_mmu_mode() local
40 batch = this_cpu_ptr(&ppc64_tlb_batch); in arch_enter_lazy_mmu_mode()
41 batch->active = 1; in arch_enter_lazy_mmu_mode()
46 struct ppc64_tlb_batch *batch; in arch_leave_lazy_mmu_mode() local
50 batch = this_cpu_ptr(&ppc64_tlb_batch); in arch_leave_lazy_mmu_mode()
52 if (batch->index) in arch_leave_lazy_mmu_mode()
53 __flush_tlb_pending(batch); in arch_leave_lazy_mmu_mode()
54 batch->active = 0; in arch_leave_lazy_mmu_mode()
|
| /linux/drivers/xen/ |
| H A D | gntdev.c | 623 struct gntdev_copy_batch *batch; in gntdev_release() local
637 while (priv->batch) { in gntdev_release()
638 batch = priv->batch; in gntdev_release()
639 priv->batch = batch->next; in gntdev_release()
640 kfree(batch); in gntdev_release()
809 static int gntdev_get_page(struct gntdev_copy_batch *batch, void __user *virt, in gntdev_get_page() argument
817 ret = pin_user_pages_fast(addr, 1, batch->writeable ? FOLL_WRITE : 0, &page); in gntdev_get_page()
821 batch->pages[batch->nr_pages++] = page; in gntdev_get_page()
829 static void gntdev_put_pages(struct gntdev_copy_batch *batch) in gntdev_put_pages() argument
831 unpin_user_pages_dirty_lock(batch->pages, batch->nr_pages, batch->writeable); in gntdev_put_pages()
[all …]
|
| /linux/drivers/iommu/intel/ |
| H A D | cache.c | 293 static void qi_batch_flush_descs(struct intel_iommu *iommu, struct qi_batch *batch) in qi_batch_flush_descs() argument
295 if (!iommu || !batch->index) in qi_batch_flush_descs()
298 qi_submit_sync(iommu, batch->descs, batch->index, 0); in qi_batch_flush_descs()
301 memset(batch, 0, sizeof(*batch)); in qi_batch_flush_descs()
304 static void qi_batch_increment_index(struct intel_iommu *iommu, struct qi_batch *batch) in qi_batch_increment_index() argument
306 if (++batch->index == QI_MAX_BATCHED_DESC_COUNT) in qi_batch_increment_index()
307 qi_batch_flush_descs(iommu, batch); in qi_batch_increment_index()
312 struct qi_batch *batch) in qi_batch_add_iotlb() argument
314 qi_desc_iotlb(iommu, did, addr, size_order, type, &batch->descs[batch->index]); in qi_batch_add_iotlb()
315 qi_batch_increment_index(iommu, batch); in qi_batch_add_iotlb()
[all …]
|
| /linux/drivers/gpu/drm/i915/gem/selftests/ |
| H A D | igt_gem_utils.c | 116 struct i915_vma *batch; in igt_gpu_fill_dw() local
123 batch = igt_emit_store_dw(vma, offset, count, val); in igt_gpu_fill_dw()
124 if (IS_ERR(batch)) in igt_gpu_fill_dw()
125 return PTR_ERR(batch); in igt_gpu_fill_dw()
133 err = igt_vma_move_to_active_unlocked(batch, rq, 0); in igt_gpu_fill_dw()
146 i915_vma_offset(batch), in igt_gpu_fill_dw()
147 i915_vma_size(batch), in igt_gpu_fill_dw()
155 i915_vma_unpin_and_release(&batch, 0); in igt_gpu_fill_dw()
|
| H A D | i915_gem_client_blt.c | 104 struct i915_vma *batch; member
144 struct drm_i915_gem_object *batch) in prepare_blit() argument
146 const int ver = GRAPHICS_VER(to_i915(batch->base.dev)); in prepare_blit()
151 cs = i915_gem_object_pin_map_unlocked(batch, I915_MAP_WC); in prepare_blit()
171 if (GRAPHICS_VER_FULL(to_i915(batch->base.dev)) >= IP_VER(12, 55)) in prepare_blit()
182 if (GRAPHICS_VER_FULL(to_i915(batch->base.dev)) >= IP_VER(12, 55)) in prepare_blit()
253 i915_gem_object_flush_map(batch); in prepare_blit()
254 i915_gem_object_unpin_map(batch); in prepare_blit()
267 i915_vma_put(t->batch); in tiled_blits_destroy_buffers()
306 t->batch = __create_vma(t, PAGE_SIZE, false); in tiled_blits_create_buffers()
[all …]
|
| /linux/drivers/gpu/drm/vmwgfx/ |
| H A D | vmwgfx_mob.c | 238 struct vmw_otable_batch *batch) in vmw_otable_batch_setup() argument
242 struct vmw_otable *otables = batch->otables; in vmw_otable_batch_setup()
247 for (i = 0; i < batch->num_otables; ++i) { in vmw_otable_batch_setup()
257 &batch->otable_bo); in vmw_otable_batch_setup()
262 for (i = 0; i < batch->num_otables; ++i) { in vmw_otable_batch_setup()
263 if (!batch->otables[i].enabled) in vmw_otable_batch_setup()
267 &batch->otable_bo->tbo, in vmw_otable_batch_setup()
278 for (i = 0; i < batch->num_otables; ++i) { in vmw_otable_batch_setup()
279 if (batch->otables[i].enabled) in vmw_otable_batch_setup()
281 &batch->otables[i]); in vmw_otable_batch_setup()
[all …]
|
| /linux/drivers/net/ethernet/mellanox/mlx5/core/en/xsk/ |
| H A D | rx.c | 26 int batch, i; in mlx5e_xsk_alloc_rx_mpwqe() local
35 batch = xsk_buff_alloc_batch(rq->xsk_pool, xsk_buffs, in mlx5e_xsk_alloc_rx_mpwqe()
44 for (; batch < rq->mpwqe.pages_per_wqe; batch++) { in mlx5e_xsk_alloc_rx_mpwqe()
45 xsk_buffs[batch] = xsk_buff_alloc(rq->xsk_pool); in mlx5e_xsk_alloc_rx_mpwqe()
46 if (unlikely(!xsk_buffs[batch])) in mlx5e_xsk_alloc_rx_mpwqe()
55 for (i = 0; i < batch; i++) { in mlx5e_xsk_alloc_rx_mpwqe()
65 for (i = 0; i < batch; i++) { in mlx5e_xsk_alloc_rx_mpwqe()
78 for (i = 0; i < batch; i++) { in mlx5e_xsk_alloc_rx_mpwqe()
105 for (i = 0; i < batch; i++) { in mlx5e_xsk_alloc_rx_mpwqe()
152 while (--batch >= 0) in mlx5e_xsk_alloc_rx_mpwqe()
[all …]
|
| /linux/drivers/vfio/ |
| H A D | vfio_iommu_type1.c | 494 static void __vfio_batch_init(struct vfio_batch *batch, bool single) in __vfio_batch_init() argument
496 batch->size = 0; in __vfio_batch_init()
497 batch->offset = 0; in __vfio_batch_init()
502 batch->pages = (struct page **) __get_free_page(GFP_KERNEL); in __vfio_batch_init()
503 if (!batch->pages) in __vfio_batch_init()
506 batch->capacity = VFIO_BATCH_MAX_CAPACITY; in __vfio_batch_init()
510 batch->pages = &batch->fallback_page; in __vfio_batch_init()
511 batch->capacity = 1; in __vfio_batch_init()
514 static void vfio_batch_init(struct vfio_batch *batch) in vfio_batch_init() argument
516 __vfio_batch_init(batch, false); in vfio_batch_init()
[all …]
|
| /linux/tools/testing/selftests/bpf/map_tests/ |
| H A D | htab_map_batch_ops.c | 79 __u32 batch, count, total, total_success; in __test_map_lookup_and_delete_batch() local
109 err = bpf_map_lookup_and_delete_batch(map_fd, NULL, &batch, keys, in __test_map_lookup_and_delete_batch()
119 err = bpf_map_lookup_and_delete_batch(map_fd, NULL, &batch, keys, in __test_map_lookup_and_delete_batch()
127 err = bpf_map_lookup_and_delete_batch(map_fd, NULL, &batch, keys, in __test_map_lookup_and_delete_batch()
153 total ? &batch : NULL, in __test_map_lookup_and_delete_batch()
154 &batch, keys + total, in __test_map_lookup_and_delete_batch()
216 total ? &batch : NULL, in __test_map_lookup_and_delete_batch()
217 &batch, keys + total, in __test_map_lookup_and_delete_batch()
|
| /linux/lib/ |
| H A D | percpu_counter.c | 93 void percpu_counter_add_batch(struct percpu_counter *fbc, s64 amount, s32 batch) in percpu_counter_add_batch() argument
100 if (unlikely(abs(count + amount) >= batch)) { in percpu_counter_add_batch()
120 void percpu_counter_add_batch(struct percpu_counter *fbc, s64 amount, s32 batch) in percpu_counter_add_batch() argument
127 if (abs(count) >= batch) { in percpu_counter_add_batch()
292 int __percpu_counter_compare(struct percpu_counter *fbc, s64 rhs, s32 batch) in __percpu_counter_compare() argument
298 if (abs(count - rhs) > (batch * num_online_cpus())) { in __percpu_counter_compare()
328 s64 limit, s64 amount, s32 batch) in __percpu_counter_limited_add() argument
339 unknown = batch * num_online_cpus(); in __percpu_counter_limited_add()
343 if (abs(count + amount) <= batch && in __percpu_counter_limited_add()
|
| /linux/tools/virtio/ |
| H A D | virtio_test.c | 170 bool delayed, int batch, int reset_n, int bufs) in run_test() argument
178 const bool random_batch = batch == RANDOM_BATCH; in run_test()
193 batch = (random() % vq->vring.num) + 1; in run_test()
196 (started - completed) < batch) { in run_test()
349 long batch = 1, reset = 0; in main() local
376 batch = RANDOM_BATCH; in main()
378 batch = strtol(optarg, NULL, 10); in main()
379 assert(batch > 0); in main()
380 assert(batch < (long)INT_MAX + 1); in main()
401 run_test(&dev, &dev.vqs[0], delayed, batch, reset, 0x100000); in main()
|
| /linux/arch/riscv/mm/ |
| H A D | tlbflush.c | 230 void arch_tlbbatch_add_pending(struct arch_tlbflush_unmap_batch *batch, in arch_tlbbatch_add_pending() argument
233 cpumask_or(&batch->cpumask, &batch->cpumask, mm_cpumask(mm)); in arch_tlbbatch_add_pending()
237 void arch_tlbbatch_flush(struct arch_tlbflush_unmap_batch *batch) in arch_tlbbatch_flush() argument
239 __flush_tlb_range(NULL, &batch->cpumask, in arch_tlbbatch_flush()
241 cpumask_clear(&batch->cpumask); in arch_tlbbatch_flush()
|
| /linux/drivers/net/ethernet/netronome/nfp/flower/ |
| H A D | lag_conf.c | 234 unsigned int member_cnt, enum nfp_fl_lag_batch *batch) in nfp_fl_lag_config_group() argument
254 if (*batch == NFP_FL_LAG_BATCH_FIRST) { in nfp_fl_lag_config_group()
257 *batch = NFP_FL_LAG_BATCH_MEMBER; in nfp_fl_lag_config_group()
263 *batch = NFP_FL_LAG_BATCH_FINISHED; in nfp_fl_lag_config_group()
269 if (*batch == NFP_FL_LAG_BATCH_FINISHED) { in nfp_fl_lag_config_group()
296 enum nfp_fl_lag_batch batch = NFP_FL_LAG_BATCH_FIRST; in nfp_fl_lag_do_work() local
318 &batch); in nfp_fl_lag_do_work()
391 active_count, &batch); in nfp_fl_lag_do_work()
405 if (batch == NFP_FL_LAG_BATCH_MEMBER) { in nfp_fl_lag_do_work()
406 batch = NFP_FL_LAG_BATCH_FINISHED; in nfp_fl_lag_do_work()
[all …]
|