Home
last modified time | relevance | path

Searched refs:_j (Results 1 – 15 of 15) sorted by relevance

/linux/arch/xtensa/kernel/
H A Dalign.S315 s32i a3, a2, PT_AREG0; _j .Lexit; .align 8
316 mov a1, a3; _j .Lexit; .align 8 # fishy??
317 s32i a3, a2, PT_AREG2; _j .Lexit; .align 8
318 s32i a3, a2, PT_AREG3; _j .Lexit; .align 8
319 s32i a3, a2, PT_AREG4; _j .Lexit; .align 8
320 s32i a3, a2, PT_AREG5; _j .Lexit; .align 8
321 s32i a3, a2, PT_AREG6; _j .Lexit; .align 8
322 s32i a3, a2, PT_AREG7; _j .Lexit; .align 8
323 s32i a3, a2, PT_AREG8; _j .Lexit; .align 8
324 mov a9, a3 ; _j .Lexit; .align 8
[all …]
H A Dmxhead.S28 _j _SetupOCD
H A Dhead.S59 _j _SetupOCD
H A Dentry.S2010 _j 2f
/linux/drivers/net/ethernet/intel/i40e/
H A Di40e_register.h639 #define I40E_PRTQF_FD_INSET(_i, _j) (0x00250000 + ((_i) * 64 + (_j) * 32)) /* _i=0...63, _j=0...1 *… argument
643 #define I40E_PRTQF_FD_INSET(_i, _j) (0x00250000 + ((_i) * 64 + (_j) * 32)) /* _i=0...63, _j=0...1 *… argument
715 #define I40E_GLPRT_PXOFFRXC(_i, _j) (0x00300280 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 */ … argument
716 #define I40E_GLPRT_PXOFFTXC(_i, _j) (0x00300880 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 */ … argument
717 #define I40E_GLPRT_PXONRXC(_i, _j) (0x00300180 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 */ /… argument
718 #define I40E_GLPRT_PXONTXC(_i, _j) (0x00300780 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 */ /… argument
725 #define I40E_GLPRT_RXON2OFFCNT(_i, _j) (0x00300380 + ((_i) * 8 + (_j) * 32)) /* _i=0...3, _j=0...7 … argument
768 #define I40E_GLVEBTC_RBCH(_i, _j) (0x00364004 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /… argument
769 #define I40E_GLVEBTC_RBCL(_i, _j) (0x00364000 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /… argument
770 #define I40E_GLVEBTC_RPCH(_i, _j) (0x00368004 + ((_i) * 8 + (_j) * 64)) /* _i=0...7, _j=0...15 */ /… argument
[all …]
/linux/drivers/net/ethernet/intel/ice/
H A Dice_hw_autogen.h123 #define GLFLXP_RXDID_FLAGS(_i, _j) (0x0045D000 + ((_i) * 4 + (_j) * 256)) argument
416 #define GLQF_FDINSET(_i, _j) (0x00412000 + ((_i) * 4 + (_j) * 512)) argument
424 #define GLQF_FDSWAP(_i, _j) (0x00413000 + ((_i) * 4 + (_j) * 512)) argument
434 #define GLQF_HSYMM(_i, _j) (0x0040F000 + ((_i) * 4 + (_j) * 512)) argument
475 #define GLPRT_PXOFFRXC(_i, _j) (0x00380500 + ((_i) * 8 + (_j) * 64)) argument
476 #define GLPRT_PXOFFTXC(_i, _j) (0x00380F40 + ((_i) * 8 + (_j) * 64)) argument
477 #define GLPRT_PXONRXC(_i, _j) (0x00380300 + ((_i) * 8 + (_j) * 64)) argument
478 #define GLPRT_PXONTXC(_i, _j) (0x00380D40 + ((_i) * 8 + (_j) * 64)) argument
484 #define GLPRT_RXON2OFFCNT(_i, _j) (0x00380700 + ((_i) * 8 + (_j) * 64)) argument
575 #define E830_GLTXTIME_FETCH_PROFILE(_i, _j) (0x002D3500 + ((_i) * 4 + (_j) * 64)) argument
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/inc/
H A Ddml2_debug.h44 for (int _j = 0; _j < (int) size1; _j++) { \
45 DML_LOG_INTERNAL(format(field[_i][_j])); \
46 if (_j + 1 == (int) size1) \
61 for (int _j = 0; _j < (int) size1; _j++) { \
64 DML_LOG_INTERNAL(format(field[_i][_j][_k])); \
70 if (_j + 1 == (int) size1) \
/linux/arch/loongarch/kernel/
H A Dalternative.c34 int _j; \
41 for (_j = 0; _j < count - 1; _j++) \
42 printk(KERN_CONT "<%08x> ", _buf[_j].word); \
43 printk(KERN_CONT "<%08x>\n", _buf[_j].word); \
/linux/drivers/md/bcache/
H A Dutil.h59 size_t _r, _j = i; \
61 for (; _j * 2 + 1 < (h)->used; _j = _r) { \
62 _r = _j * 2 + 1; \
67 if (cmp((h)->data[_r], (h)->data[_j])) \
69 heap_swap(h, _r, _j); \
/linux/drivers/net/dsa/qca/
H A Dqca8k.h288 #define QCA8K_REG_GOL_TRUNK_ID_MEM_ID_SHIFT(_i, _j) (QCA8K_REG_GOL_MEM_ID_SHIFT(_j) + QCA8K_REG_GOL… argument
289 …_REG_GOL_TRUNK_ID_MEM_ID_EN(_i, _j) (QCA8K_REG_GOL_TRUNK_ID_MEM_ID_EN_MASK << QCA8K_REG_GOL_TRUNK_… argument
290 …G_GOL_TRUNK_ID_MEM_ID_PORT(_i, _j) (QCA8K_REG_GOL_TRUNK_ID_MEM_ID_PORT_MASK << QCA8K_REG_GOL_TRUNK… argument
/linux/arch/xtensa/boot/boot-elf/
H A Dbootstrap.S27 _j _SetupMMU
/linux/arch/xtensa/include/asm/
H A Dinitialize_mmu.h73 _j 2f
/linux/drivers/net/ethernet/intel/ixgbe/
H A Dixgbe_type.h372 #define IXGBE_VFTAVIND(_j, _i) (0x0A200 + ((_j) * 0x200) + ((_i) * 4)) argument
731 #define IXGBE_FCDDC(_i, _j) (0x20000 + ((_i) * 0x4) + ((_j) * 0x10)) argument
759 #define IXGBE_FCDFC(_i, _j) (0x28000 + ((_i) * 0x4) + ((_j) * 0x10)) argument
/linux/arch/mips/include/asm/
H A Duasm.h118 Ip_u1(_j);
/linux/arch/mips/mm/
H A Duasm.c319 I_u1(_j)