Home
last modified time | relevance | path

Searched refs:WritebackDestinationHeight (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_mode_vba_30.c275 long WritebackDestinationHeight,
343 double WritebackDestinationHeight[],
2357 v->WritebackDestinationHeight[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2372 v->WritebackDestinationHeight[j], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2779 v->WritebackDestinationHeight, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3247 long WritebackDestinationHeight, in CalculateWriteBackDelay() argument
3258 Output_lines_last_notclamped = WritebackDestinationHeight - 1 - dml_ceil((WritebackSourceHeight - WritebackVInit) / WritebackVRatio, 1); in CalculateWriteBackDelay()
3638 * v->WritebackDestinationHeight[k] in dml30_ModeSupportAndSystemConfigurationFull()
3644 * v->WritebackDestinationHeight[k] in dml30_ModeSupportAndSystemConfigurationFull()
4579 v->WritebackDestinationHeight[ in dml30_ModeSupportAndSystemConfigurationFull()
5179 CalculateWatermarksAndDRAMSpeedChangeSupport(struct display_mode_lib * mode_lib,unsigned int PrefetchMode,unsigned int NumberOfActivePlanes,unsigned int MaxLineBufferLines,unsigned int LineBufferSize,unsigned int DPPOutputBufferPixels,unsigned int DETBufferSizeInKByte,unsigned int WritebackInterfaceBufferSize,double DCFCLK,double ReturnBW,bool GPUVMEnable,unsigned int dpte_group_bytes[],unsigned int MetaChunkSize,double UrgentLatency,double ExtraLatency,double WritebackLatency,double WritebackChunkSize,double SOCCLK,double DRAMClockChangeLatency,double SRExitTime,double SREnterPlusExitTime,double DCFCLKDeepSleep,unsigned int DPPPerPlane[],bool DCCEnable[],double DPPCLK[],unsigned int DETBufferSizeY[],unsigned int DETBufferSizeC[],unsigned int SwathHeightY[],unsigned int SwathHeightC[],unsigned int LBBitPerPixel[],double SwathWidthY[],double SwathWidthC[],double HRatio[],double HRatioChroma[],unsigned int vtaps[],unsigned int VTAPsChroma[],double VRatio[],double VRatioChroma[],unsigned int HTotal[],double PixelClock[],unsigned int BlendingAndTiming[],double BytePerPixelDETY[],double BytePerPixelDETC[],double DSTXAfterScaler[],double DSTYAfterScaler[],bool WritebackEnable[],enum source_format_class WritebackPixelFormat[],double WritebackDestinationWidth[],double WritebackDestinationHeight[],double WritebackSourceHeight[],enum clock_change_support * DRAMClockChangeSupport,double * UrgentWatermark,double * WritebackUrgentWatermark,double * DRAMClockChangeWatermark,double * WritebackDRAMClockChangeWatermark,double * StutterExitWatermark,double * StutterEnterPlusExitWatermark,double * MinActiveDRAMClockChangeLatencySupported) CalculateWatermarksAndDRAMSpeedChangeSupport() argument
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_mode_vba_314.c277 int WritebackDestinationHeight,
2530 v->WritebackDestinationHeight[k],
2546 v->WritebackDestinationHeight[j],
3208 WRBandwidth = v->WritebackDestinationWidth[k] * v->WritebackDestinationHeight[k]
3211 WRBandwidth = v->WritebackDestinationWidth[k] * v->WritebackDestinationHeight[k]
3488 int WritebackDestinationHeight, argument
3499 Output_lines_last_notclamped = WritebackDestinationHeight - 1 - dml_ceil((WritebackSourceHeight - WritebackVInit) / WritebackVRatio, 1);
3968 v->WriteBandwidth[k] = v->WritebackDestinationWidth[k] * v->WritebackDestinationHeight[k]
3971 v->WriteBandwidth[k] = v->WritebackDestinationWidth[k] * v->WritebackDestinationHeight[k]
5056 v->WritebackDestinationHeight[
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c268 int WritebackDestinationHeight,
2511 v->WritebackDestinationHeight[k],
2527 v->WritebackDestinationHeight[j],
3189 WRBandwidth = v->WritebackDestinationWidth[k] * v->WritebackDestinationHeight[k]
3192 WRBandwidth = v->WritebackDestinationWidth[k] * v->WritebackDestinationHeight[k]
3382 int WritebackDestinationHeight, argument
3393 Output_lines_last_notclamped = WritebackDestinationHeight - 1 - dml_ceil((WritebackSourceHeight - WritebackVInit) / WritebackVRatio, 1);
3877 v->WriteBandwidth[k] = v->WritebackDestinationWidth[k] * v->WritebackDestinationHeight[k]
3880 v->WriteBandwidth[k] = v->WritebackDestinationWidth[k] * v->WritebackDestinationHeight[k]
4968 v->WritebackDestinationHeight[
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_mode_vba_21.c332 double WritebackDestinationHeight[],
2461 mode_lib->vba.WritebackDestinationHeight, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3644 * mode_lib->vba.WritebackDestinationHeight[k] in dml21_ModeSupportAndSystemConfigurationFull()
3651 * mode_lib->vba.WritebackDestinationHeight[k] in dml21_ModeSupportAndSystemConfigurationFull()
3657 * mode_lib->vba.WritebackDestinationHeight[k] in dml21_ModeSupportAndSystemConfigurationFull()
5031 mode_lib->vba.WritebackDestinationHeight, in dml21_ModeSupportAndSystemConfigurationFull()
5286 double WritebackDestinationHeight[], in CalculateWatermarksAndDRAMSpeedChangeSupport()
5440 * WritebackDestinationHeight[k] / (WritebackSourceHeight[k] * HTotal[k] in CalculateWatermarksAndDRAMSpeedChangeSupport()
5446 * WritebackDestinationHeight[k] / (WritebackSourceHeight[k] * HTotal[k] / PixelClock[k])) in CalculateWatermarksAndDRAMSpeedChangeSupport()
5239 CalculateWatermarksAndDRAMSpeedChangeSupport(struct display_mode_lib * mode_lib,unsigned int PrefetchMode,unsigned int NumberOfActivePlanes,unsigned int MaxLineBufferLines,unsigned int LineBufferSize,unsigned int DPPOutputBufferPixels,unsigned int DETBufferSizeInKByte,unsigned int WritebackInterfaceLumaBufferSize,unsigned int WritebackInterfaceChromaBufferSize,double DCFCLK,double UrgentOutOfOrderReturn,double ReturnBW,bool GPUVMEnable,int dpte_group_bytes[],unsigned int MetaChunkSize,double UrgentLatency,double ExtraLatency,double WritebackLatency,double WritebackChunkSize,double SOCCLK,double DRAMClockChangeLatency,double SRExitTime,double SREnterPlusExitTime,double DCFCLKDeepSleep,int DPPPerPlane[],bool DCCEnable[],double DPPCLK[],double SwathWidthSingleDPPY[],unsigned int SwathHeightY[],double ReadBandwidthPlaneLuma[],unsigned int SwathHeightC[],double ReadBandwidthPlaneChroma[],unsigned int LBBitPerPixel[],double SwathWidthY[],double HRatio[],unsigned int vtaps[],unsigned int VTAPsChroma[],double VRatio[],unsigned int HTotal[],double PixelClock[],unsigned int BlendingAndTiming[],double BytePerPixelDETY[],double BytePerPixelDETC[],bool WritebackEnable[],enum source_format_class WritebackPixelFormat[],double WritebackDestinationWidth[],double WritebackDestinationHeight[],double WritebackSourceHeight[],enum clock_change_support * DRAMClockChangeSupport,double * UrgentWatermark,double * WritebackUrgentWatermark,double * DRAMClockChangeWatermark,double * WritebackDRAMClockChangeWatermark,double * StutterExitWatermark,double * StutterEnterPlusExitWatermark,double * MinActiveDRAMClockChangeLatencySupported) CalculateWatermarksAndDRAMSpeedChangeSupport() argument
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c609 mode_lib->vba.WritebackDestinationHeight[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
626 mode_lib->vba.WritebackDestinationHeight[j], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1485 * mode_lib->vba.WritebackDestinationHeight[k] in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1490 * mode_lib->vba.WritebackDestinationHeight[k] in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1842 * mode_lib->vba.WritebackDestinationHeight[k] in dml32_ModeSupportAndSystemConfigurationFull()
1847 * mode_lib->vba.WritebackDestinationHeight[k] in dml32_ModeSupportAndSystemConfigurationFull()
2925 mode_lib->vba.WritebackDestinationHeight[k], in dml32_ModeSupportAndSystemConfigurationFull()
2944 mode_lib->vba.WritebackDestinationHeight[m], in dml32_ModeSupportAndSystemConfigurationFull()
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddisplay_mode_core_structs.h644 dml_uint_t WritebackDestinationHeight[__DML_NUM_PLANES__]; member
1375 dml_uint_t *WritebackDestinationHeight; member
H A Ddml2_translation_helper.c1237 out->WritebackDestinationHeight[location] = wb_info->dwb_params.dest_height; in populate_dml_writeback_cfg_from_stream_state()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.h487 double WritebackDestinationHeight[DC__NUM_DPP__MAX]; member
H A Ddisplay_mode_vba.c667 mode_lib->vba.WritebackDestinationHeight[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_mode_vba_20.c2526 * mode_lib->vba.WritebackDestinationHeight[k] in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2541 * mode_lib->vba.WritebackDestinationHeight[k] in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2553 * mode_lib->vba.WritebackDestinationHeight[k] in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3410 * mode_lib->vba.WritebackDestinationHeight[k] in dml20_ModeSupportAndSystemConfigurationFull()
3417 * mode_lib->vba.WritebackDestinationHeight[k] in dml20_ModeSupportAndSystemConfigurationFull()
3423 * mode_lib->vba.WritebackDestinationHeight[k] in dml20_ModeSupportAndSystemConfigurationFull()
H A Ddisplay_mode_vba_20v2.c2560 * mode_lib->vba.WritebackDestinationHeight[k] in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2575 * mode_lib->vba.WritebackDestinationHeight[k] in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2587 * mode_lib->vba.WritebackDestinationHeight[k] in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3517 * mode_lib->vba.WritebackDestinationHeight[k] in dml20v2_ModeSupportAndSystemConfigurationFull()
3524 * mode_lib->vba.WritebackDestinationHeight[k] in dml20v2_ModeSupportAndSystemConfigurationFull()
3530 * mode_lib->vba.WritebackDestinationHeight[k] in dml20v2_ModeSupportAndSystemConfigurationFull()
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
H A Ddml2_core_dcn4_calcs.c3629 unsigned int WritebackDestinationHeight, in CalculateWriteBackDelay() argument
3640 Output_lines_last_notclamped = WritebackDestinationHeight - 1 - math_ceil2(((double)WritebackSourceHeight - (double)WritebackVInit) / (double)WritebackVRatio, 1.0); in CalculateWriteBackDelay()