Home
last modified time | relevance | path

Searched refs:TB_CFG_PORT (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/thunderbolt/
H A Dusb4.c190 if (tb_port_read(port, &val, TB_CFG_PORT, in usb4_switch_check_wakes()
220 if (tb_port_read(port, &val, TB_CFG_PORT, in link_is_usb4()
404 ret = tb_port_read(up, &val, TB_CFG_PORT, up->cap_usb4 + PORT_CS_18, 1); in usb4_switch_lane_bonding_possible()
441 ret = tb_port_read(port, &val, TB_CFG_PORT, in usb4_switch_set_wake()
462 ret = tb_port_write(port, &val, TB_CFG_PORT, in usb4_switch_set_wake()
1132 ret = tb_port_read(port, &val, TB_CFG_PORT, ADP_CS_4, 1); in usb4_port_unlock()
1137 return tb_port_write(port, &val, TB_CFG_PORT, ADP_CS_4, 1); in usb4_port_unlock()
1154 ret = tb_port_read(port, &val, TB_CFG_PORT, ADP_CS_5, 1); in usb4_port_hotplug_enable()
1159 return tb_port_write(port, &val, TB_CFG_PORT, ADP_CS_5, 1); in usb4_port_hotplug_enable()
1178 ret = tb_port_read(port, &val, TB_CFG_PORT, in usb4_port_reset()
[all …]
H A Dclx.c43 ret = tb_port_read(port, &phy, TB_CFG_PORT, in tb_port_pm_secondary_set()
53 return tb_port_write(port, &phy, TB_CFG_PORT, in tb_port_pm_secondary_set()
95 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_clx_supported()
118 ret = tb_port_read(port, &phy, TB_CFG_PORT, in tb_port_clx_set()
128 return tb_port_write(port, &phy, TB_CFG_PORT, in tb_port_clx_set()
150 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_clx()
H A Dtmu.c172 ret = tb_port_read(port, &data, TB_CFG_PORT, port->cap_tmu + offset, 1); in tb_port_tmu_write()
179 return tb_port_write(port, &data, TB_CFG_PORT, in tb_port_tmu_write()
210 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_tmu_is_unidirectional()
223 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_tmu_is_enhanced()
240 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_tmu_enhanced_enable()
250 return tb_port_write(port, &val, TB_CFG_PORT, in tb_port_tmu_enhanced_enable()
265 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_set_tmu_mode_params()
275 ret = tb_port_write(port, &val, TB_CFG_PORT, in tb_port_set_tmu_mode_params()
280 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_set_tmu_mode_params()
290 return tb_port_write(port, &val, TB_CFG_PORT, in tb_port_set_tmu_mode_params()
[all …]
H A Dcap.c58 tb_port_read(port, &dummy, TB_CFG_PORT, 0, 1); in tb_port_dummy_read()
84 ret = tb_port_read(port, &header, TB_CFG_PORT, offset, 1); in tb_port_next_cap()
103 ret = tb_port_read(port, &header, TB_CFG_PORT, offset, 1); in __tb_port_find_cap()
H A Dswitch.c479 res = tb_port_read(port, &phy, TB_CFG_PORT, port->cap_phy, 2); in tb_port_state()
598 TB_CFG_PORT, ADP_CS_4, 1); in tb_port_add_nfc_credits()
643 ret = tb_port_read(port, &phy, TB_CFG_PORT, in __tb_port_enable()
654 ret = tb_port_write(port, &phy, TB_CFG_PORT, in __tb_port_enable()
715 res = tb_port_read(port, &port->config, TB_CFG_PORT, 0, 8); in tb_init_port()
917 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_get_link_speed()
978 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_get_link_width()
1012 ret = tb_port_read(port, &phy, TB_CFG_PORT, in tb_port_width_supported()
1043 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_set_link_width()
1073 return tb_port_write(port, &val, TB_CFG_PORT, in tb_port_set_link_width()
[all …]
H A Dtunnel.c606 ret = tb_port_read(out, &val, TB_CFG_PORT, in tb_dp_cm_handshake()
613 ret = tb_port_write(out, &val, TB_CFG_PORT, in tb_dp_cm_handshake()
619 ret = tb_port_read(out, &val, TB_CFG_PORT, in tb_dp_cm_handshake()
809 ret = tb_port_read(in, &in_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
814 ret = tb_port_read(out, &out_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
820 ret = tb_port_write(out, &in_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
881 return tb_port_write(in, &out_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
909 ret = tb_port_read(in, &in_dp_cap, TB_CFG_PORT, in tb_dp_bandwidth_alloc_mode_enable()
914 ret = tb_port_read(out, &out_dp_cap, TB_CFG_PORT, in tb_dp_bandwidth_alloc_mode_enable()
1044 ret = tb_port_read(in, &val, TB_CFG_PORT, in tb_dp_wait_dprx()
[all …]
H A Ddma_port.c96 .space = TB_CFG_PORT, in dma_port_read()
137 .space = TB_CFG_PORT, in dma_port_write()
H A Dicm.c1898 ret = pcie2cio_read(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, &val0); in icm_reset_phy_port()
1901 ret = pcie2cio_read(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, &val1); in icm_reset_phy_port()
1915 ret = pcie2cio_write(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, val0); in icm_reset_phy_port()
1920 ret = pcie2cio_write(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, val1); in icm_reset_phy_port()
1927 ret = pcie2cio_read(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, &val0); in icm_reset_phy_port()
1930 ret = pcie2cio_read(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, &val1); in icm_reset_phy_port()
1935 ret = pcie2cio_write(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, val0); in icm_reset_phy_port()
1940 return pcie2cio_write(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, val1); in icm_reset_phy_port()
H A Ddebugfs.c279 return regs_write(port->sw, port, TB_CFG_PORT, user_buf, count, ppos); in port_regs_write()
1944 ret = tb_port_read(port, &data, TB_CFG_PORT, cap + offset + i, 1); in cap_show_by_dw()
1968 ret = tb_port_read(port, data, TB_CFG_PORT, cap + offset, in cap_show()
1996 ret = tb_port_read(port, &header, TB_CFG_PORT, cap, 1); in port_cap_show()
2043 ret = tb_port_read(port, (u32 *)&header + 1, TB_CFG_PORT, in port_cap_show()
2087 ret = tb_port_read(port, data, TB_CFG_PORT, 0, ARRAY_SIZE(data)); in port_basic_regs_show()
H A Dtb_msgs.h17 TB_CFG_PORT = 1, enumerator
H A Deeprom.c383 res = tb_port_read(port, &type, TB_CFG_PORT, 2, 1); in tb_drom_parse_entry_port()
H A Dctl.c1097 if (space == TB_CFG_PORT && in tb_cfg_get_error()
H A Dxdomain.c549 ret = tb_port_read(port, val, TB_CFG_PORT, in tb_xdp_link_state_status_response()
1301 ret = tb_port_read(port, &val, TB_CFG_PORT, port->cap_phy + LANE_ADP_CS_1, 1); in tb_xdomain_link_state_change()