| /linux/drivers/gpu/drm/amd/pm/powerplay/inc/ |
| H A D | smu9_driver_if.h | 238 uint8_t PcieLaneCount[NUM_LINK_LEVELS]; /* 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 */ member
|
| H A D | smu7_discrete.h | 212 uint8_t PcieLaneCount; member
|
| H A D | smu71_discrete.h | 154 uint8_t PcieLaneCount; ///< 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 member
|
| H A D | smu11_driver_if.h | 454 uint8_t PcieLaneCount[NUM_LINK_LEVELS]; member
|
| H A D | smu73_discrete.h | 126 uint8_t PcieLaneCount; ///< 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 member
|
| H A D | smu74_discrete.h | 158 uint8_t PcieLaneCount; member
|
| H A D | smu72_discrete.h | 145 uint8_t PcieLaneCount; /*< 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 */ member
|
| H A D | smu75_discrete.h | 168 uint8_t PcieLaneCount; member
|
| /linux/drivers/gpu/drm/radeon/ |
| H A D | smu7_discrete.h | 205 uint8_t PcieLaneCount; member
|
| H A D | ci_dpm.c | 2592 table->LinkLevel[i].PcieLaneCount = in ci_populate_smc_link_level()
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| H A D | vega12_hwmgr.c | 533 pcie_width_arg = (pp_table->PcieLaneCount[i] > pcie_width) ? pcie_width : in vega12_override_pcie_parameters()
534 pp_table->PcieLaneCount[i]; in vega12_override_pcie_parameters()
537 pp_table->PcieLaneCount[i]) { in vega12_override_pcie_parameters()
549 pp_table->PcieLaneCount[i] = pcie_width_arg; in vega12_override_pcie_parameters()
564 pp_table->PcieLaneCount[i] = pcie_width; in vega12_override_pcie_parameters()
|
| H A D | vega20_hwmgr.c | 879 pcie_width_arg = (pp_table->PcieLaneCount[i] > pcie_width) ? pcie_width : in vega20_override_pcie_parameters()
880 pp_table->PcieLaneCount[i]; in vega20_override_pcie_parameters()
883 pp_table->PcieLaneCount[i]) { in vega20_override_pcie_parameters()
895 pp_table->PcieLaneCount[i] = pcie_width_arg; in vega20_override_pcie_parameters()
910 pp_table->PcieLaneCount[i] = pcie_width; in vega20_override_pcie_parameters()
3495 lane_width = pptable->PcieLaneCount[i]; in vega20_emit_clock_levels()
|
| H A D | vega10_hwmgr.c | 1551 if (pp_table->PcieLaneCount[i] > pcie_width) in vega10_override_pcie_parameters()
1552 pp_table->PcieLaneCount[i] = pcie_width; in vega10_override_pcie_parameters()
1558 pp_table->PcieLaneCount[i] = pcie_width; in vega10_override_pcie_parameters()
1576 pp_table->PcieLaneCount[i] = pcie_table->pcie_lane[i]; in vega10_populate_smc_link_levels()
1589 pp_table->PcieLaneCount[i] = pcie_table->pcie_lane[j]; in vega10_populate_smc_link_levels()
4764 lane_width = pptable->PcieLaneCount[i]; in vega10_emit_clock_levels()
|
| /linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/ |
| H A D | smu11_driver_if_sienna_cichlid.h | 757 uint8_t PcieLaneCount[NUM_LINK_LEVELS]; ///< 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 member
1117 uint8_t PcieLaneCount[NUM_LINK_LEVELS]; ///< 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 member
|
| H A D | smu11_driver_if_navi10.h | 627 uint8_t PcieLaneCount[NUM_LINK_LEVELS]; ///< 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 member
|
| H A D | smu13_driver_if_v13_0_0.h | 1137 uint8_t PcieLaneCount[NUM_LINK_LEVELS]; ///< 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 member
|
| H A D | smu13_driver_if_v13_0_7.h | 1139 uint8_t PcieLaneCount[NUM_LINK_LEVELS]; ///< 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 member
|
| H A D | smu14_driver_if_v14_0.h | 1232 uint8_t PcieLaneCount[NUM_LINK_LEVELS]; ///< 1=x1, 2=x2, 3=x4, 4=x8, 5=x12, 6=x16 member
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/ |
| H A D | smu9_driver_if.h | 342 uint8_t PcieLaneCount[NUM_LINK_LEVELS]; member
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| H A D | vegam_smumgr.c | 582 table->LinkLevel[i].PcieLaneCount = (uint8_t)encode_pcie_lane_width( in vegam_populate_smc_link_level()
|
| H A D | iceland_smumgr.c | 775 table->LinkLevel[i].PcieLaneCount = in iceland_populate_smc_link_level()
|
| H A D | fiji_smumgr.c | 839 table->LinkLevel[i].PcieLaneCount = (uint8_t)encode_pcie_lane_width( in fiji_populate_smc_link_level()
|
| H A D | polaris10_smumgr.c | 828 table->LinkLevel[i].PcieLaneCount = (uint8_t)encode_pcie_lane_width( in polaris10_populate_smc_link_level()
|
| H A D | tonga_smumgr.c | 518 table->LinkLevel[i].PcieLaneCount = in tonga_populate_smc_link_level()
|