Home
last modified time | relevance | path

Searched refs:PIPE_CONTROL_QW_WRITE (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/i915/gt/
H A Dgen6_engine_cs.c79 *cs++ = PIPE_CONTROL_QW_WRITE; in gen6_emit_post_sync_nonzero_flush()
127 flags |= PIPE_CONTROL_QW_WRITE | PIPE_CONTROL_CS_STALL; in gen6_emit_flush_rcs()
152 *cs++ = PIPE_CONTROL_QW_WRITE; in gen6_emit_breadcrumb_rcs()
163 PIPE_CONTROL_QW_WRITE | in gen6_emit_breadcrumb_rcs()
309 flags |= PIPE_CONTROL_QW_WRITE; in gen7_emit_flush_rcs()
360 PIPE_CONTROL_QW_WRITE | in gen7_emit_breadcrumb_rcs()
H A Dgen8_engine_cs.c37 flags |= PIPE_CONTROL_QW_WRITE; in gen8_emit_flush_rcs()
127 flags |= PIPE_CONTROL_QW_WRITE; in gen11_emit_flush_rcs()
151 flags |= PIPE_CONTROL_QW_WRITE; in gen11_emit_flush_rcs()
293 bit_group_1 |= PIPE_CONTROL_QW_WRITE; in gen12_emit_flush_rcs()
329 flags |= PIPE_CONTROL_QW_WRITE; in gen12_emit_flush_rcs()
H A Dgen2_engine_cs.c104 *cs++ = GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE; in gen4_emit_flush_rcs()
114 *cs++ = GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE; in gen4_emit_flush_rcs()
H A Dgen8_engine_cs.h82 *cs++ = flags1 | PIPE_CONTROL_QW_WRITE; in __gen8_emit_write_rcs()
H A Dintel_gpu_commands.h301 #define PIPE_CONTROL_QW_WRITE (1<<14) macro
/linux/drivers/gpu/drm/xe/
H A Dxe_ring_ops.c146 PIPE_CONTROL_QW_WRITE | in emit_pipe_invalidate()
215 u32 flags0 = 0, flags1 = PIPE_CONTROL_GLOBAL_GTT_IVB | PIPE_CONTROL_QW_WRITE; in emit_pipe_imm_ggtt()