Searched refs:Op0 (Results 1 – 6 of 6) sorted by relevance
| /linux/arch/arm64/kvm/ |
| H A D | sys_regs.h | 17 sys_reg((u32)(x)->Op0, (u32)(x)->Op1, \ 21 u8 Op0; member 31 ((struct sys_reg_params){ .Op0 = sys_reg_Op0(reg), \ 38 ((struct sys_reg_params){ .Op0 = ((esr) >> 20) & 3, \ 58 return (p->Op0 == 3 && !(p->Op1 & 0b100) && p->Op1 != 2 && in in_feat_id_space() 73 u8 Op0; member 121 p->Op0, p->Op1, p->CRn, p->CRm, p->Op2, str_write_read(p->is_write)); in print_sys_reg_msg() 197 if (i1->Op0 != i2->Op0) in cmp_sys_reg() 198 return i1->Op0 - i2->Op0; in cmp_sys_reg() 241 #define Op0(_x) .Op0 = _x macro [all …]
|
| H A D | trace_handle_exit.h | 93 __field(u8, Op0) 104 __entry->Op0 = reg->Op0; 105 __entry->Op0 = reg->Op0; 114 __entry->Op0, __entry->Op1, __entry->CRn,
|
| H A D | sys_regs.c | 621 if (p->Op0 == 0) { /* AArch32 */ in access_gic_sgi() 2647 Op0(3), Op1(0), CRn(0), CRm(crm), Op2(op2), \ 3787 u32 op = sys_insn(p->Op0, p->Op1, p->CRn, p->CRm, p->Op2); in handle_at_s1e01() 3798 u32 op = sys_insn(p->Op0, p->Op1, p->CRn, p->CRm, p->Op2); in handle_at_s1e2() 3816 u32 op = sys_insn(p->Op0, p->Op1, p->CRn, p->CRm, p->Op2); in handle_at_s12() 3843 u32 sys_encoding = sys_insn(p->Op0, p->Op1, p->CRn, p->CRm, p->Op2); in handle_alle1is() 3935 u32 sys_encoding = sys_insn(p->Op0, p->Op1, p->CRn, p->CRm, p->Op2); in handle_vmalls12e1is() 3959 u32 sys_encoding = sys_insn(p->Op0, p->Op1, p->CRn, p->CRm, p->Op2); in handle_ripas2e1is() 4014 u32 sys_encoding = sys_insn(p->Op0, p->Op1, p->CRn, p->CRm, p->Op2); in handle_ipas2e1is() 4040 u32 sys_encoding = sys_insn(p->Op0, p->Op1, p->CRn, p->CRm, p->Op2); in handle_tlbi_el2() [all …]
|
| H A D | emulate-nested.c | 2374 encoding = sys_reg(sr->Op0, sr->Op1, sr->CRn, sr->CRm, sr->Op2); in populate_sysreg_config() 2609 if (!(params.Op0 == 3 && (params.CRn & 0b1011) == 0b1011)) in triage_sysreg_trap()
|
| /linux/arch/arm64/kvm/hyp/nvhe/ |
| H A D | sys_regs.c | 374 Op0(3), Op1(0), CRn(0), CRm(crm), Op2(op2), \
|
| /linux/Documentation/arch/arm64/ |
| H A D | cpu-feature-registers.rst | 96 Op0=3, Op1=0, CRn=0, CRm=0,2,3,4,5,6,7
|