Home
last modified time | relevance | path

Searched refs:ODMCombineEnabled (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_mode_vba_30.c59 bool ODMCombineEnabled; member
499 enum odm_combine_mode ODMCombineEnabled[],
530 enum odm_combine_mode ODMCombineEnabled[],
881 …v->DSTXAfterScaler[k] = v->DSTXAfterScaler[k] + ((myPipe->ODMCombineEnabled)?18:0) + (myPipe->DPPP… in CalculatePrefetchSchedule()
1849 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1855 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1951 v->ODMCombineEnabled, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2014 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2017 else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2031 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_disabled) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn21/
H A Ddcn21_resource.c857 if (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled in dcn21_fast_validate_bw()
881 …if (!pipe->top_pipe && !pipe->plane_state && context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn21_fast_validate_bw()
909 if (context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn21_fast_validate_bw()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_mode_vba_314.c560 enum odm_combine_mode ODMCombineEnabled[],
591 enum odm_combine_mode ODMCombineEnabled[],
2105 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) {
2113 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2193 v->ODMCombineEnabled,
2256 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1)
2259 else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1)
2273 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_disabled) {
2281 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2632 myPipe.ODMCombineIsEnabled = v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c552 enum odm_combine_mode ODMCombineEnabled[],
583 enum odm_combine_mode ODMCombineEnabled[],
2087 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) {
2095 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2175 v->ODMCombineEnabled,
2238 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1)
2241 else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1)
2255 if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_disabled) {
2263 } else if (v->ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) {
2613 myPipe.ODMCombineIsEnabled = v->ODMCombineEnabled[k] == dm_odm_combine_mode_4to1
[all …]
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn20/
H A Ddcn20_resource.c1968 v->ODMCombineEnabled[pipe_plane] = in dcn20_validate_apply_pipe_split_flags()
1971 if (v->ODMCombineEnabled[pipe_plane] == dm_odm_combine_mode_disabled) { in dcn20_validate_apply_pipe_split_flags()
2088 …if (!pipe->top_pipe && !pipe->plane_state && context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn20_fast_validate_bw()
2107 && context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) in dcn20_fast_validate_bw()
2121 if (context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]) { in dcn20_fast_validate_bw()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_mode_vba_20.c1203 if (mode_lib->vba.ODMCombineEnabled[k]) { in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1221 } else if (!mode_lib->vba.ODMCombineEnabled[k]) { in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1336 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1340 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1782 if (mode_lib->vba.ODMCombineEnabled[k]) in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1806 if (!mode_lib->vba.ODMCombineEnabled[k]) { in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2849 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in dml20_DisplayPipeConfiguration()
2854 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in dml20_DisplayPipeConfiguration()
5105 mode_lib->vba.ODMCombineEnabled[k] = in dml20_ModeSupportAndSystemConfigurationFull()
5108 mode_lib->vba.ODMCombineEnabled[k] = 0; in dml20_ModeSupportAndSystemConfigurationFull()
H A Ddisplay_mode_vba_20v2.c1263 if (mode_lib->vba.ODMCombineEnabled[k]) { in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1281 } else if (!mode_lib->vba.ODMCombineEnabled[k]) { in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1396 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1400 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1818 if (mode_lib->vba.ODMCombineEnabled[k]) in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1842 if (!mode_lib->vba.ODMCombineEnabled[k]) { in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2922 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in dml20v2_DisplayPipeConfiguration()
2927 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in dml20v2_DisplayPipeConfiguration()
5221 mode_lib->vba.ODMCombineEnabled[k] = in dml20v2_ModeSupportAndSystemConfigurationFull()
5224 mode_lib->vba.ODMCombineEnabled[k] = 0; in dml20v2_ModeSupportAndSystemConfigurationFull()
H A Ddcn20_fpu.c1753 context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_idx]; in dcn20_calculate_wm()
1762 context->bw_ctx.dml.vba.ODMCombineEnabled[pipe_split_from[i]]; in dcn20_calculate_wm()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_mode_vba_21.c1587 if (mode_lib->vba.ODMCombineEnabled[k]) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1605 } else if (!mode_lib->vba.ODMCombineEnabled[k]) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1689 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1693 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1774 if (mode_lib->vba.ODMCombineEnabled[k]) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1798 if (!mode_lib->vba.ODMCombineEnabled[k]) { in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2947 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in DisplayPipeConfiguration()
2952 && mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) { in DisplayPipeConfiguration()
5227 mode_lib->vba.ODMCombineEnabled[k] = in dml21_ModeSupportAndSystemConfigurationFull()
5230 mode_lib->vba.ODMCombineEnabled[k] = dm_odm_combine_mode_disabled; in dml21_ModeSupportAndSystemConfigurationFull()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c107 mode_lib->vba.ODMCombineEnabled[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
183 mode_lib->vba.ODMCombineEnabled, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
265 mode_lib->vba.ODMCombineEnabled, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
347 if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_4to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
351 else if (mode_lib->vba.ODMCombineEnabled[k] == dm_odm_combine_mode_2to1) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
365 mode_lib->vba.ODMCombineEnabled[k], mode_lib->vba.DSCInputBitPerComponent[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
780 …hParametersWatermarksAndPerformanceCalculation.myPipe.ODMMode = mode_lib->vba.ODMCombineEnabled[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3742 mode_lib->vba.ODMCombineEnabled[k] = in dml32_ModeSupportAndSystemConfigurationFull()
3745 mode_lib->vba.ODMCombineEnabled[k] = dm_odm_combine_mode_disabled; in dml32_ModeSupportAndSystemConfigurationFull()
H A Ddcn32_fpu.c1252 odm = vba->ODMCombineEnabled[vba->pipe_plane[dml_pipe_idx]] != in update_pipe_slice_table_with_split_flags()
2043 odm = vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled; in dcn32_apply_merge_split_flags_helper()
2226 if (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled in dcn32_internal_validate_bw()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.h506 enum odm_combine_mode ODMCombineEnabled[DC__NUM_DPP__MAX]; member
H A Ddisplay_mode_vba.c623 mode_lib->vba.ODMCombineEnabled[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn30/
H A Ddcn30_resource.c1741 if (vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled in dcn30_internal_validate_bw()
1810 odm = vba->ODMCombineEnabled[vba->pipe_plane[pipe_idx]] != dm_odm_combine_mode_disabled; in dcn30_internal_validate_bw()