Home
last modified time | relevance | path

Searched refs:MI_FLUSH_DW_OP_STOREDW (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/i915/gt/
H A Dgen6_engine_cs.c194 cmd |= MI_FLUSH_DW_STORE_INDEX | MI_FLUSH_DW_OP_STOREDW; in mi_flush_dw()
380 *cs++ = MI_FLUSH_DW | MI_FLUSH_DW_OP_STOREDW | MI_FLUSH_DW_STORE_INDEX; in gen6_emit_breadcrumb_xcs()
401 MI_FLUSH_DW_OP_STOREDW | MI_FLUSH_DW_STORE_INDEX; in gen7_emit_breadcrumb_xcs()
H A Dgen8_engine_cs.h139 flags | MI_FLUSH_DW_OP_STOREDW); in gen8_emit_ggtt_write()
H A Dgen8_engine_cs.c95 cmd |= MI_FLUSH_DW_STORE_INDEX | MI_FLUSH_DW_OP_STOREDW; in gen8_emit_flush_xcs()
389 cmd |= MI_FLUSH_DW_STORE_INDEX | MI_FLUSH_DW_OP_STOREDW; in gen12_emit_flush_xcs()
H A Dintel_gpu_commands.h169 #define MI_FLUSH_DW_OP_STOREDW (1<<14) macro
/linux/drivers/gpu/drm/xe/instructions/
H A Dxe_mi_commands.h60 #define MI_FLUSH_DW_OP_STOREDW REG_BIT(14) macro
/linux/drivers/gpu/drm/xe/
H A Dxe_ring_ops.c95 dw[i++] = MI_FLUSH_DW | MI_FLUSH_DW_OP_STOREDW | MI_FLUSH_IMM_DW | in emit_flush_imm_ggtt()
115 dw[i++] = MI_FLUSH_DW | MI_INVALIDATE_TLB | MI_FLUSH_DW_OP_STOREDW | in emit_flush_invalidate()
419 MI_FLUSH_DW_OP_STOREDW | MI_FLUSH_IMM_DW; in emit_migration_job_gen12()
H A Dxe_pxp_submit.c248 MI_FLUSH_DW_OP_STOREDW | MI_FLUSH_DW_STORE_INDEX | in pxp_emit_session_selection()
/linux/drivers/gpu/drm/i915/pxp/
H A Dintel_pxp_cmd.c39 MI_FLUSH_DW_OP_STOREDW | MI_FLUSH_DW_STORE_INDEX; in pxp_emit_session_selection()