Home
last modified time | relevance | path

Searched refs:INTR_MASK (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/net/ethernet/marvell/octeontx2/af/cn20k/
H A Dmbox_init.c131 RVU_MBOX_AF_PFAF_INT(0), INTR_MASK(hw->total_pfs)); in cn20k_rvu_enable_mbox_intr()
134 RVU_MBOX_AF_PFAF_INT(1), INTR_MASK(hw->total_pfs - 64)); in cn20k_rvu_enable_mbox_intr()
137 RVU_MBOX_AF_PFAF1_INT(0), INTR_MASK(hw->total_pfs)); in cn20k_rvu_enable_mbox_intr()
140 RVU_MBOX_AF_PFAF1_INT(1), INTR_MASK(hw->total_pfs - 64)); in cn20k_rvu_enable_mbox_intr()
144 INTR_MASK(hw->total_pfs) & ~1ULL); in cn20k_rvu_enable_mbox_intr()
147 INTR_MASK(hw->total_pfs - 64)); in cn20k_rvu_enable_mbox_intr()
150 INTR_MASK(hw->total_pfs) & ~1ULL); in cn20k_rvu_enable_mbox_intr()
153 INTR_MASK(hw->total_pfs - 64)); in cn20k_rvu_enable_mbox_intr()
159 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in cn20k_rvu_unregister_interrupts()
162 INTR_MASK(rvu->hw->total_pfs - 64)); in cn20k_rvu_unregister_interrupts()
[all …]
/linux/drivers/crypto/marvell/octeontx2/
H A Dotx2_cptpf_main.c77 INTR_MASK(num_vfs)); in cptpf_enable_vf_flr_me_intrs()
81 RVU_PF_VFFLR_INT_ENA_W1SX(0), INTR_MASK(num_vfs)); in cptpf_enable_vf_flr_me_intrs()
84 INTR_MASK(num_vfs)); in cptpf_enable_vf_flr_me_intrs()
87 RVU_PF_VFME_INT_ENA_W1SX(0), INTR_MASK(num_vfs)); in cptpf_enable_vf_flr_me_intrs()
93 INTR_MASK(num_vfs - 64)); in cptpf_enable_vf_flr_me_intrs()
95 RVU_PF_VFFLR_INT_ENA_W1SX(1), INTR_MASK(num_vfs - 64)); in cptpf_enable_vf_flr_me_intrs()
98 INTR_MASK(num_vfs - 64)); in cptpf_enable_vf_flr_me_intrs()
100 RVU_PF_VFME_INT_ENA_W1SX(1), INTR_MASK(num_vfs - 64)); in cptpf_enable_vf_flr_me_intrs()
110 RVU_PF_VFFLR_INT_ENA_W1CX(0), INTR_MASK(num_vfs)); in cptpf_disable_vf_flr_me_intrs()
116 RVU_PF_VFME_INT_ENA_W1CX(0), INTR_MASK(num_vfs)); in cptpf_disable_vf_flr_me_intrs()
[all …]
/linux/drivers/char/hw_random/
H A Dairoha-trng.c24 #define INTR_MASK BIT(16) macro
59 val |= INTR_MASK; in airoha_trng_irq_mask()
70 val &= ~INTR_MASK; in airoha_trng_irq_unmask()
/linux/drivers/net/ethernet/marvell/octeontx2/af/
H A Drvu.c2764 RVU_AF_PFAF_MBOX_INT, INTR_MASK(hw->total_pfs)); in rvu_enable_mbox_intr()
2768 INTR_MASK(hw->total_pfs) & ~1ULL); in rvu_enable_mbox_intr()
3018 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_unregister_interrupts()
3024 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_unregister_interrupts()
3028 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_unregister_interrupts()
3131 RVU_AF_PFFLR_INT, INTR_MASK(rvu->hw->total_pfs)); in rvu_register_interrupts()
3134 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_register_interrupts()
3151 RVU_AF_PFTRPEND, INTR_MASK(rvu->hw->total_pfs)); in rvu_register_interrupts()
3154 RVU_AF_PFME_INT, INTR_MASK(rvu->hw->total_pfs)); in rvu_register_interrupts()
3157 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_register_interrupts()
[all …]
H A Drvu_cpt.c206 INTR_MASK(nr)); in cpt_10k_unregister_interrupts()
292 INTR_MASK(nr)); in cpt_10k_register_interrupts()
H A Dmbox.h39 #define INTR_MASK(pfvfs) ((pfvfs < 64) ? (BIT_ULL(pfvfs) - 1) : (~0ull)) macro
/linux/drivers/net/ethernet/marvell/octeontx2/nic/
H A Dcn20k.c111 otx2_write64(pf, RVU_MBOX_PF_VFPF_INT_ENA_W1SX(0), INTR_MASK(numvfs)); in cn20k_enable_pfvf_mbox_intr()
112 otx2_write64(pf, RVU_MBOX_PF_VFPF1_INT_ENA_W1SX(0), INTR_MASK(numvfs)); in cn20k_enable_pfvf_mbox_intr()
116 INTR_MASK(numvfs)); in cn20k_enable_pfvf_mbox_intr()
118 INTR_MASK(numvfs)); in cn20k_enable_pfvf_mbox_intr()
H A Dotx2_pf.c85 otx2_write64(pf, RVU_PF_VFME_INT_ENA_W1CX(0), INTR_MASK(vfs)); in otx2_disable_flr_me_intr()
90 otx2_write64(pf, RVU_PF_VFFLR_INT_ENA_W1CX(0), INTR_MASK(vfs)); in otx2_disable_flr_me_intr()
97 otx2_write64(pf, RVU_PF_VFME_INT_ENA_W1CX(1), INTR_MASK(vfs - 64)); in otx2_disable_flr_me_intr()
101 otx2_write64(pf, RVU_PF_VFFLR_INT_ENA_W1CX(1), INTR_MASK(vfs - 64)); in otx2_disable_flr_me_intr()
255 otx2_write64(pf, RVU_PF_VFME_INTX(0), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
256 otx2_write64(pf, RVU_PF_VFME_INT_ENA_W1SX(0), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
259 otx2_write64(pf, RVU_PF_VFFLR_INTX(0), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
260 otx2_write64(pf, RVU_PF_VFFLR_INT_ENA_W1SX(0), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
265 otx2_write64(pf, RVU_PF_VFME_INTX(1), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
267 INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
[all …]
/linux/drivers/net/ethernet/chelsio/cxgb3/
H A Dvsc8211.c71 #define INTR_MASK (CFG_CHG_INTR_MASK | VSC_INTR_TX_FIFO | VSC_INTR_RX_FIFO | \ macro
100 INTR_MASK); in vsc8211_intr_enable()
331 cause &= INTR_MASK; in vsc8211_intr_handler()
/linux/drivers/usb/host/
H A Dehci-hcd.c94 #define INTR_MASK (STS_IAA | STS_FATAL | STS_PCD | STS_ERR | STS_INT) macro
665 ehci_writel(ehci, INTR_MASK, in ehci_run()
736 masked_status = current_status & (INTR_MASK | STS_FLR); in ehci_irq()
749 if (current_status & INTR_MASK) in ehci_irq()
1190 int mask = INTR_MASK; in ehci_resume()
H A Dehci-hub.c358 mask = INTR_MASK; in ehci_bus_suspend()
506 ehci_writel(ehci, INTR_MASK, &ehci->regs->intr_enable); in ehci_bus_resume()
H A Doxu210hp-hcd.c152 #define INTR_MASK (STS_IAA | STS_FATAL | STS_PCD | STS_ERR | STS_INT) macro
2849 status &= INTR_MASK; in oxu210_hcd_irq()
3144 writel(INTR_MASK, &oxu->regs->intr_enable); /* Turn On Interrupts */ in oxu_run()
3896 mask = INTR_MASK; in oxu_bus_suspend()
3983 writel(INTR_MASK, &oxu->regs->intr_enable); in oxu_bus_resume()
/linux/drivers/extcon/
H A Dextcon-lc824206xa.c74 #define INTR_MASK \ macro
446 ret |= lc824206xa_write_reg(data, REG_INTR_MASK, INTR_MASK); in lc824206xa_probe()
/linux/drivers/net/ethernet/cavium/thunder/
H A Dnic_main.c103 #define INTR_MASK(vfs) ((vfs < 64) ? (BIT_ULL(vfs) - 1) : (~0ull)) in nic_enable_mbx_intr() macro
106 nic_reg_write(nic, NIC_PF_MAILBOX_INT, INTR_MASK(vf_cnt)); in nic_enable_mbx_intr()
109 nic_reg_write(nic, NIC_PF_MAILBOX_ENA_W1S, INTR_MASK(vf_cnt)); in nic_enable_mbx_intr()
113 INTR_MASK(vf_cnt - 64)); in nic_enable_mbx_intr()
115 INTR_MASK(vf_cnt - 64)); in nic_enable_mbx_intr()
/linux/drivers/input/keyboard/
H A Dspear-keyboard.c31 #define INTR_MASK 0x54 macro
/linux/drivers/gpu/drm/rockchip/
H A Drockchip_drm_vop.h248 #define INTR_MASK (DSP_HOLD_VALID_INTR | FS_INTR | \ macro
H A Drockchip_drm_vop.c1801 active_irqs = VOP_INTR_GET_TYPE(vop, status, INTR_MASK); in vop_isr()
2060 VOP_INTR_SET_TYPE(vop, clear, INTR_MASK, 1); in vop_initial()
2061 VOP_INTR_SET_TYPE(vop, enable, INTR_MASK, 0); in vop_initial()
/linux/drivers/net/phy/
H A Dbcm-phy-ptp.c66 #define INTR_MASK 0x085e macro
/linux/drivers/usb/fotg210/
H A Dfotg210-hcd.c77 #define INTR_MASK (STS_IAA | STS_FATAL | STS_PCD | STS_ERR | STS_INT) macro
5061 fotg210_writel(fotg210, INTR_MASK, in fotg210_run()
5125 masked_status = status & (INTR_MASK | STS_FLR); in fotg210_irq()