Home
last modified time | relevance | path

Searched refs:HVS_WRITE (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/vc4/
H A Dvc4_hvs.c442 HVS_WRITE(SCALER_GAMADDR, in vc4_hvs_lut_load()
447 HVS_WRITE(SCALER_GAMDATA, vc4_crtc->lut_r[i]); in vc4_hvs_lut_load()
449 HVS_WRITE(SCALER_GAMDATA, vc4_crtc->lut_g[i]); in vc4_hvs_lut_load()
451 HVS_WRITE(SCALER_GAMDATA, vc4_crtc->lut_b[i]); in vc4_hvs_lut_load()
637 HVS_WRITE(SCALER_DISPCTRLX(chan), 0); in vc4_hvs_init_channel()
638 HVS_WRITE(SCALER_DISPCTRLX(chan), SCALER_DISPCTRLX_RESET); in vc4_hvs_init_channel()
639 HVS_WRITE(SCALER_DISPCTRLX(chan), 0); in vc4_hvs_init_channel()
665 HVS_WRITE(SCALER_DISPCTRLX(chan), dispctrl); in vc4_hvs_init_channel()
670 HVS_WRITE(SCALER_DISPBKGNDX(chan), dispbkgndx | in vc4_hvs_init_channel()
700 HVS_WRITE(SCALER6_DISPX_CTRL0(chan), SCALER6_DISPX_CTRL0_RESET); in vc6_hvs_init_channel()
[all …]
H A Dvc4_kms.c145 HVS_WRITE(SCALER_OLEDCOEF2, in vc4_ctm_commit()
152 HVS_WRITE(SCALER_OLEDCOEF1, in vc4_ctm_commit()
159 HVS_WRITE(SCALER_OLEDCOEF0, in vc4_ctm_commit()
168 HVS_WRITE(SCALER_OLEDOFFS, in vc4_ctm_commit()
250 HVS_WRITE(SCALER_DISPCTRL, dispctrl | dsp3_mux); in vc4_hvs_pv_muxing_commit()
282 HVS_WRITE(SCALER_DISPECTRL, in vc5_hvs_pv_muxing_commit()
294 HVS_WRITE(SCALER_DISPCTRL, in vc5_hvs_pv_muxing_commit()
306 HVS_WRITE(SCALER_DISPEOLN, in vc5_hvs_pv_muxing_commit()
319 HVS_WRITE(SCALER_DISPDITHER, in vc5_hvs_pv_muxing_commit()
372 HVS_WRITE(SCALER6_CONTROL, in vc6_hvs_pv_muxing_commit()
H A Dvc4_drv.h657 #define HVS_WRITE(offset, val) \ macro
667 HVS_WRITE(hvs->vc4->gen == VC4_GEN_6_C ? SCALER6_ ## offset : SCALER6D_ ## offset, val)