Home
last modified time | relevance | path

Searched refs:GENMASK (Results 1 – 25 of 2729) sorted by relevance

12345678910>>...110

/linux/include/soc/mscc/
H A Docelot_ana.h15 #define ANA_ANAGEFIL_PID_VAL(x) (((x) << 14) & GENMASK(18, 14))
16 #define ANA_ANAGEFIL_PID_VAL_M GENMASK(18, 14)
17 #define ANA_ANAGEFIL_PID_VAL_X(x) (((x) & GENMASK(18, 14)) >> 14)
19 #define ANA_ANAGEFIL_VID_VAL(x) ((x) & GENMASK(12, 0))
20 #define ANA_ANAGEFIL_VID_VAL_M GENMASK(12, 0)
24 #define ANA_STORMLIMIT_CFG_STORM_RATE(x) (((x) << 3) & GENMASK(6, 3))
25 #define ANA_STORMLIMIT_CFG_STORM_RATE_M GENMASK(6, 3)
26 #define ANA_STORMLIMIT_CFG_STORM_RATE_X(x) (((x) & GENMASK(6, 3)) >> 3)
28 #define ANA_STORMLIMIT_CFG_STORM_MODE(x) ((x) & GENMASK(1, 0))
29 #define ANA_STORMLIMIT_CFG_STORM_MODE_M GENMASK(1, 0)
[all …]
H A Docelot_hsio.h90 #define HSIO_PLL5G_CFG0_SELBGV820(x) (((x) << 23) & GENMASK(26, 23))
91 #define HSIO_PLL5G_CFG0_SELBGV820_M GENMASK(26, 23)
92 #define HSIO_PLL5G_CFG0_SELBGV820_X(x) (((x) & GENMASK(26, 23)) >> 23)
93 #define HSIO_PLL5G_CFG0_LOOP_BW_RES(x) (((x) << 18) & GENMASK(22, 18))
94 #define HSIO_PLL5G_CFG0_LOOP_BW_RES_M GENMASK(22, 18)
95 #define HSIO_PLL5G_CFG0_LOOP_BW_RES_X(x) (((x) & GENMASK(22, 18)) >> 18)
96 #define HSIO_PLL5G_CFG0_SELCPI(x) (((x) << 16) & GENMASK(17, 16))
97 #define HSIO_PLL5G_CFG0_SELCPI_M GENMASK(17, 16)
98 #define HSIO_PLL5G_CFG0_SELCPI_X(x) (((x) & GENMASK(17, 16)) >> 16)
103 #define HSIO_PLL5G_CFG0_CPU_CLK_DIV(x) (((x) << 6) & GENMASK(11, 6))
[all …]
H A Docelot_qsys.h25 #define QSYS_EEE_THRES_EEE_HIGH_BYTES(x) (((x) << 8) & GENMASK(15, 8))
26 #define QSYS_EEE_THRES_EEE_HIGH_BYTES_M GENMASK(15, 8)
27 #define QSYS_EEE_THRES_EEE_HIGH_BYTES_X(x) (((x) & GENMASK(15, 8)) >> 8)
28 #define QSYS_EEE_THRES_EEE_HIGH_FRAMES(x) ((x) & GENMASK(7, 0))
29 #define QSYS_EEE_THRES_EEE_HIGH_FRAMES_M GENMASK(7, 0)
33 #define QSYS_EXT_CPU_CFG_EXT_CPU_PORT(x) (((x) << 8) & GENMASK(12, 8))
34 #define QSYS_EXT_CPU_CFG_EXT_CPU_PORT_M GENMASK(12, 8)
35 #define QSYS_EXT_CPU_CFG_EXT_CPU_PORT_X(x) (((x) & GENMASK(12, 8)) >> 8)
36 #define QSYS_EXT_CPU_CFG_EXT_CPUQ_MSK(x) ((x) & GENMASK(7, 0))
37 #define QSYS_EXT_CPU_CFG_EXT_CPUQ_MSK_M GENMASK(7, 0)
[all …]
H A Docelot_sys.h20 #define SYS_FRM_AGING_MAX_AGE(x) ((x) & GENMASK(19, 0))
21 #define SYS_FRM_AGING_MAX_AGE_M GENMASK(19, 0)
23 #define SYS_STAT_CFG_STAT_CLEAR_SHOT(x) (((x) << 10) & GENMASK(16, 10))
24 #define SYS_STAT_CFG_STAT_CLEAR_SHOT_M GENMASK(16, 10)
25 #define SYS_STAT_CFG_STAT_CLEAR_SHOT_X(x) (((x) & GENMASK(16, 10)) >> 10)
26 #define SYS_STAT_CFG_STAT_VIEW(x) ((x) & GENMASK(9, 0))
27 #define SYS_STAT_CFG_STAT_VIEW_M GENMASK(9, 0)
40 #define SYS_TIMESTAMP_OFFSET_ETH_TYPE_CFG(x) (((x) << 6) & GENMASK(21, 6))
41 #define SYS_TIMESTAMP_OFFSET_ETH_TYPE_CFG_M GENMASK(21, 6)
42 #define SYS_TIMESTAMP_OFFSET_ETH_TYPE_CFG_X(x) (((x) & GENMASK(21, 6)) >> 6)
[all …]
H A Docelot_dev.h17 #define DEV_CLOCK_CFG_LINK_SPEED(x) ((x) & GENMASK(1, 0))
18 #define DEV_CLOCK_CFG_LINK_SPEED_M GENMASK(1, 0)
27 #define DEV_EEE_CFG_EEE_TIMER_AGE(x) (((x) << 15) & GENMASK(21, 15))
28 #define DEV_EEE_CFG_EEE_TIMER_AGE_M GENMASK(21, 15)
29 #define DEV_EEE_CFG_EEE_TIMER_AGE_X(x) (((x) & GENMASK(21, 15)) >> 15)
30 #define DEV_EEE_CFG_EEE_TIMER_WAKEUP(x) (((x) << 8) & GENMASK(14, 8))
31 #define DEV_EEE_CFG_EEE_TIMER_WAKEUP_M GENMASK(14, 8)
32 #define DEV_EEE_CFG_EEE_TIMER_WAKEUP_X(x) (((x) & GENMASK(14, 8)) >> 8)
33 #define DEV_EEE_CFG_EEE_TIMER_HOLDOFF(x) (((x) << 1) & GENMASK(7, 1))
34 #define DEV_EEE_CFG_EEE_TIMER_HOLDOFF_M GENMASK(7, 1)
[all …]
/linux/drivers/net/wireless/realtek/rtw89/
H A Dcam.h12 #define RTW89_BSSID_MATCH_ALL GENMASK(5, 0)
13 #define RTW89_BSSID_MATCH_5_BYTES GENMASK(4, 0)
38 #define ADDR_CAM_W1_IDX GENMASK(7, 0)
39 #define ADDR_CAM_W1_OFFSET GENMASK(15, 8)
40 #define ADDR_CAM_W1_LEN GENMASK(23, 16)
41 #define ADDR_CAM_W1_V1_IDX GENMASK(9, 0)
42 #define ADDR_CAM_W1_V1_OFFSET GENMASK(23, 16)
43 #define ADDR_CAM_W1_V1_LEN GENMASK(31, 24)
45 #define ADDR_CAM_W2_NET_TYPE GENMASK(2, 1)
46 #define ADDR_CAM_W2_BCN_HIT_COND GENMASK(4, 3)
[all …]
H A Dtxrx.h10 #define DATA_RATE_MODE_CTRL_MASK GENMASK(8, 7)
11 #define DATA_RATE_MODE_CTRL_MASK_V1 GENMASK(10, 8)
12 #define DATA_RATE_NOT_HT_IDX_MASK GENMASK(3, 0)
14 #define DATA_RATE_HT_IDX_MASK GENMASK(4, 0)
15 #define DATA_RATE_HT_IDX_MASK_V1 GENMASK(4, 0)
17 #define DATA_RATE_HT_NSS_MASK GENMASK(4, 3)
18 #define DATA_RATE_VHT_HE_NSS_MASK GENMASK(6, 4)
19 #define DATA_RATE_VHT_HE_IDX_MASK GENMASK(3, 0)
20 #define DATA_RATE_NSS_MASK_V1 GENMASK(7, 5)
21 #define DATA_RATE_MCS_MASK_V1 GENMASK(4, 0)
[all …]
H A Dreg.h12 #define B_AX_PWC_EV2EF_MASK GENMASK(15, 14)
55 #define B_AX_EF_PGPD_MASK GENMASK(30, 28)
57 #define B_AX_EF_VDDQST_MASK GENMASK(26, 24)
58 #define B_AX_EF_PGTS_MASK GENMASK(23, 20)
61 #define B_AX_EF_CELL_SEL_MASK GENMASK(9, 8)
64 #define B_AX_EF_MODE_SEL_MASK GENMASK(31, 30)
67 #define B_AX_EF_ADDR_MASK GENMASK(26, 16)
68 #define B_AX_EF_DATA_MASK GENMASK(15, 0)
73 #define B_AX_EF_TEST_SEL_MASK GENMASK(18, 16)
93 #define B_AX_BTMODE_MASK GENMASK(7, 6)
[all …]
H A Dfw.h25 #define RTW89_C2HREG_HDR_FUNC_MASK GENMASK(6, 0)
27 #define RTW89_C2HREG_HDR_LEN_MASK GENMASK(11, 8)
28 #define RTW89_C2HREG_HDR_SEQ_MASK GENMASK(15, 12)
37 #define RTW89_C2HREG_PHYCAP_W0_FUNC GENMASK(6, 0)
39 #define RTW89_C2HREG_PHYCAP_W0_LEN GENMASK(11, 8)
40 #define RTW89_C2HREG_PHYCAP_W0_SEQ GENMASK(15, 12)
41 #define RTW89_C2HREG_PHYCAP_W0_RX_NSS GENMASK(23, 16)
42 #define RTW89_C2HREG_PHYCAP_W0_BW GENMASK(31, 24)
43 #define RTW89_C2HREG_PHYCAP_W1_TX_NSS GENMASK(7, 0)
44 #define RTW89_C2HREG_PHYCAP_W1_PROT GENMASK(15, 8)
[all …]
/linux/drivers/net/wireless/mediatek/mt76/
H A Dmt76_connac3_mac.h24 #define MT_RXD0_LENGTH GENMASK(15, 0)
25 #define MT_RXD0_PKT_FLAG GENMASK(19, 16)
26 #define MT_RXD0_PKT_TYPE GENMASK(31, 27)
30 #define MT_RXD0_NORMAL_ETH_TYPE_OFS GENMASK(22, 16)
32 #define MT_RXD0_SW_PKT_TYPE_MASK GENMASK(31, 16)
37 #define MT_RXD1_NORMAL_WLAN_IDX GENMASK(11, 0)
43 #define MT_RXD1_NORMAL_KEY_ID GENMASK(22, 21)
48 #define MT_RXD1_NORMAL_BAND_IDX GENMASK(28, 27)
54 #define MT_RXD2_NORMAL_BSSID GENMASK(5, 0)
55 #define MT_RXD2_NORMAL_MAC_HDR_LEN GENMASK(12, 8)
[all …]
H A Dmt76_connac2_mac.h40 #define MT_TX_FREE_MSDU_CNT GENMASK(9, 0)
41 #define MT_TX_FREE_WLAN_ID GENMASK(23, 14)
42 #define MT_TX_FREE_COUNT GENMASK(12, 0)
44 #define MT_TX_FREE_STATUS GENMASK(14, 13)
45 #define MT_TX_FREE_MSDU_ID GENMASK(30, 16)
48 #define MT_TX_FREE_RATE GENMASK(13, 0)
50 #define MT_TXD0_Q_IDX GENMASK(31, 25)
51 #define MT_TXD0_PKT_FMT GENMASK(24, 23)
52 #define MT_TXD0_ETH_TYPE_OFFSET GENMASK(22, 16)
53 #define MT_TXD0_TX_BYTES GENMASK(15, 0)
[all …]
H A Dmt76x02_regs.h19 #define MT_EFUSE_CTRL_AOUT GENMASK(5, 0)
20 #define MT_EFUSE_CTRL_MODE GENMASK(7, 6)
21 #define MT_EFUSE_CTRL_LDO_OFF_TIME GENMASK(13, 8)
22 #define MT_EFUSE_CTRL_LDO_ON_TIME GENMASK(15, 14)
23 #define MT_EFUSE_CTRL_AIN GENMASK(25, 16)
54 #define MT_WLAN_FUN_CTRL_GPIO_IN GENMASK(15, 8) /* MT76x0 */
55 #define MT_WLAN_FUN_CTRL_GPIO_OUT GENMASK(23, 16) /* MT76x0 */
56 #define MT_WLAN_FUN_CTRL_GPIO_OUT_EN GENMASK(31, 24) /* MT76x0 */
68 #define MT_XO_CTRL5_C2_VAL GENMASK(14, 8)
71 #define MT_XO_CTRL6_C2_CTRL GENMASK(14, 8)
[all …]
/linux/drivers/phy/
H A Dphy-airoha-pcie-regs.h13 #define CSR_2L_PXP_CMN_TRIM_MASK GENMASK(28, 24)
17 #define CSR_2L_PXP_JCPLL_CHP_IBIAS GENMASK(21, 16)
18 #define CSR_2L_PXP_JCPLL_CHP_IOFST GENMASK(29, 24)
21 #define CSR_2L_PXP_JCPLL_LPF_BR GENMASK(4, 0)
22 #define CSR_2L_PXP_JCPLL_LPF_BC GENMASK(12, 8)
23 #define CSR_2L_PXP_JCPLL_LPF_BP GENMASK(20, 16)
24 #define CSR_2L_PXP_JCPLL_LPF_BWR GENMASK(28, 24)
27 #define CSR_2L_PXP_JCPLL_LPF_BWC GENMASK(4, 0)
28 #define CSR_2L_PXP_JCPLL_KBAND_CODE GENMASK(23, 16)
29 #define CSR_2L_PXP_JCPLL_KBAND_DIV GENMASK(26, 24)
[all …]
/linux/drivers/net/wireless/mediatek/mt76/mt7603/
H A Dmac.h6 #define MT_RXD0_LENGTH GENMASK(15, 0)
7 #define MT_RXD0_PKT_TYPE GENMASK(31, 29)
9 #define MT_RXD0_NORMAL_ETH_TYPE_OFS GENMASK(22, 16)
27 #define MT_RXD1_NORMAL_BSSID GENMASK(31, 26)
28 #define MT_RXD1_NORMAL_PAYLOAD_FORMAT GENMASK(25, 24)
31 #define MT_RXD1_NORMAL_MAC_HDR_LEN GENMASK(21, 16)
32 #define MT_RXD1_NORMAL_CH_FREQ GENMASK(15, 8)
33 #define MT_RXD1_NORMAL_KEY_ID GENMASK(7, 6)
57 #define MT_RXD2_NORMAL_SEC_MODE GENMASK(15, 12)
58 #define MT_RXD2_NORMAL_TID GENMASK(11, 8)
[all …]
H A Dregs.h14 #define MT_MCU_PCIE_REMAP_1_OFFSET GENMASK(17, 0)
15 #define MT_MCU_PCIE_REMAP_1_BASE GENMASK(31, 18)
18 #define MT_MCU_PCIE_REMAP_2_OFFSET GENMASK(18, 0)
19 #define MT_MCU_PCIE_REMAP_2_BASE GENMASK(31, 19)
29 #define MT_INT_RX_DONE_ALL GENMASK(1, 0)
30 #define MT_INT_TX_DONE_ALL GENMASK(19, 4)
44 #define MT_WPDMA_GLO_CFG_DMA_BURST_SIZE GENMASK(5, 4)
47 #define MT_WPDMA_GLO_CFG_HDR_SEG_LEN GENMASK(15, 8)
56 #define MT_WPDMA_DEBUG_VALUE GENMASK(17, 0)
58 #define MT_WPDMA_DEBUG_IDX GENMASK(31, 28)
[all …]
/linux/drivers/net/wireless/mediatek/mt76/mt7615/
H A Dmac.h10 #define MT_RXD0_LENGTH GENMASK(15, 0)
11 #define MT_RXD0_PKT_FLAG GENMASK(19, 16)
12 #define MT_RXD0_PKT_TYPE GENMASK(31, 29)
14 #define MT_RXD0_NORMAL_ETH_TYPE_OFS GENMASK(22, 16)
22 #define MT_RXD1_NORMAL_BSSID GENMASK(31, 26)
23 #define MT_RXD1_NORMAL_PAYLOAD_FORMAT GENMASK(25, 24)
24 #define MT_RXD1_FIRST_AMSDU_FRAME GENMASK(1, 0)
29 #define MT_RXD1_NORMAL_MAC_HDR_LEN GENMASK(21, 16)
30 #define MT_RXD1_NORMAL_CH_FREQ GENMASK(15, 8)
31 #define MT_RXD1_NORMAL_KEY_ID GENMASK(7, 6)
[all …]
/linux/drivers/hid/intel-thc-hid/intel-thc/
H A Dintel-thc-hw.h246 #define THC_CFG_DID_VID_VID GENMASK(15, 0)
247 #define THC_CFG_DID_VID_DID GENMASK(31, 16)
264 #define THC_CFG_STS_CMD_DEVT GENMASK(26, 25)
271 #define THC_CFG_CC_RID_RID GENMASK(7, 0)
272 #define THC_CFG_CC_RID_PI GENMASK(15, 8)
273 #define THC_CFG_CC_RID_SCC GENMASK(23, 16)
274 #define THC_CFG_CC_RID_BCC GENMASK(31, 24)
276 #define THC_CFG_BIST_HTYPE_LT_CLS_CLSZ GENMASK(7, 0)
277 #define THC_CFG_BIST_HTYPE_LT_CLS_LT GENMASK(15, 8)
278 #define THC_CFG_BIST_HTYPE_LT_CLS_HTYPE GENMASK(22, 16)
[all …]
/linux/drivers/ras/amd/atl/
H A Dreg_fields.h37 #define DF2_COH_ST_FABRIC_ID GENMASK(19, 8)
38 #define DF4p5_COH_ST_FABRIC_ID GENMASK(15, 8)
60 #define DF3_COMPONENT_ID_MASK GENMASK(9, 0)
61 #define DF4_COMPONENT_ID_MASK GENMASK(15, 0)
82 #define DF2_DST_FABRIC_ID GENMASK(7, 0)
83 #define DF3_DST_FABRIC_ID GENMASK(9, 0)
84 #define DF3p5_DST_FABRIC_ID GENMASK(11, 0)
85 #define DF4_DST_FABRIC_ID GENMASK(27, 16)
86 #define DF4p5_DST_FABRIC_ID GENMASK(23, 16)
109 #define DF2_DIE_ID_MASK GENMASK(15, 8)
[all …]
/linux/drivers/net/ethernet/mediatek/
H A Dmtk_wed_regs.h8 #define MTK_WDMA_DESC_CTRL_LEN1 GENMASK(14, 0)
9 #define MTK_WDMA_DESC_CTRL_LEN1_V2 GENMASK(13, 0)
12 #define MTK_WDMA_DESC_CTRL_LEN0 GENMASK(29, 16)
109 #define MTK_WED_STATUS_TX GENMASK(15, 8)
112 #define MTK_WED_WPDMA_STATUS_TX_DRV GENMASK(15, 8)
115 #define MTK_WED_TX_BM_CTRL_VLD_GRP_NUM GENMASK(6, 0)
116 #define MTK_WED_TX_BM_CTRL_RSV_GRP_NUM GENMASK(22, 16)
123 #define MTK_WED_TX_BM_SW_TAIL_IDX GENMASK(16, 0)
126 #define MTK_WED_TX_BM_TKID_START GENMASK(15, 0)
127 #define MTK_WED_TX_BM_TKID_END GENMASK(31, 16)
[all …]
/linux/drivers/media/platform/amlogic/c3/isp/
H A Dc3-isp-regs.h10 #define ISP_TOP_INPUT_SIZE_VERT_SIZE_MASK GENMASK(15, 0)
12 #define ISP_TOP_INPUT_SIZE_HORIZ_SIZE_MASK GENMASK(31, 16)
16 #define ISP_TOP_FRM_SIZE_CORE_VERT_SIZE_MASK GENMASK(15, 0)
18 #define ISP_TOP_FRM_SIZE_CORE_HORIZ_SIZE_MASK GENMASK(31, 16)
22 #define ISP_TOP_HOLD_SIZE_CORE_HORIZ_SIZE_MASK GENMASK(31, 16)
46 #define ISP_TOP_PATH_SEL_CORE_MASK GENMASK(18, 16)
51 #define ISP_TOP_DISPIN_SEL_DISP0_MASK GENMASK(3, 0)
54 #define ISP_TOP_DISPIN_SEL_DISP1_MASK GENMASK(7, 4)
57 #define ISP_TOP_DISPIN_SEL_DISP2_MASK GENMASK(11, 8)
96 #define ISP_TOP_FED_CTRL_RAWCNR_EN_MASK GENMASK(6, 5)
[all …]
/linux/drivers/media/platform/ti/cal/
H A Dcal_regs.h91 #define CAL_HL_REVISION_MINOR_MASK GENMASK(5, 0)
92 #define CAL_HL_REVISION_CUSTOM_MASK GENMASK(7, 6)
93 #define CAL_HL_REVISION_MAJOR_MASK GENMASK(10, 8)
94 #define CAL_HL_REVISION_RTL_MASK GENMASK(15, 11)
95 #define CAL_HL_REVISION_FUNC_MASK GENMASK(27, 16)
96 #define CAL_HL_REVISION_SCHEME_MASK GENMASK(31, 30)
100 #define CAL_HL_HWINFO_WFIFO_MASK GENMASK(3, 0)
101 #define CAL_HL_HWINFO_RFIFO_MASK GENMASK(7, 4)
102 #define CAL_HL_HWINFO_PCTX_MASK GENMASK(12, 8)
103 #define CAL_HL_HWINFO_WCTX_MASK GENMASK(18, 13)
[all …]
/linux/drivers/net/wireless/ath/ath12k/wifi7/
H A Dhal_desc.h490 #define RX_MPDU_DESC_INFO0_MSDU_COUNT GENMASK(7, 0)
498 #define RX_MPDU_DESC_INFO0_SRC_INFO GENMASK(26, 15)
500 #define RX_MPDU_DESC_INFO0_TID GENMASK(31, 28)
505 #define RX_MPDU_DESC_META_DATA_V0_PEER_ID GENMASK(15, 0)
506 #define RX_MPDU_DESC_META_DATA_V0_VDEV_ID GENMASK(23, 16)
509 #define RX_MPDU_DESC_META_DATA_V1_PEER_ID GENMASK(13, 0)
510 #define RX_MPDU_DESC_META_DATA_V1_LOGICAL_LINK_ID GENMASK(15, 14)
511 #define RX_MPDU_DESC_META_DATA_V1_VDEV_ID GENMASK(23, 16)
512 #define RX_MPDU_DESC_META_DATA_V1_LMAC_ID GENMASK(25, 24)
513 #define RX_MPDU_DESC_META_DATA_V1_DEVICE_ID GENMASK(28, 26)
[all …]
/linux/drivers/gpu/drm/mediatek/
H A Dmtk_dp_reg.h17 #define RG_XTP_GLB_BIAS_INTR_CTRL GENMASK(20, 16)
19 #define RG_CKM_PT0_CKTX_IMPSEL GENMASK(23, 20)
38 #define RG_XTP_LN0_TX_IMPSEL_PMOS GENMASK(15, 12)
39 #define RG_XTP_LN0_TX_IMPSEL_NMOS GENMASK(19, 16)
41 #define RG_XTP_LN1_TX_IMPSEL_PMOS GENMASK(15, 12)
42 #define RG_XTP_LN1_TX_IMPSEL_NMOS GENMASK(19, 16)
44 #define RG_XTP_LN2_TX_IMPSEL_PMOS GENMASK(15, 12)
45 #define RG_XTP_LN2_TX_IMPSEL_NMOS GENMASK(19, 16)
47 #define RG_XTP_LN3_TX_IMPSEL_PMOS GENMASK(15, 12)
48 #define RG_XTP_LN3_TX_IMPSEL_NMOS GENMASK(19, 16)
[all …]
/linux/drivers/net/can/ctucanfd/
H A Dctucanfd_kregs.h98 #define REG_DEVICE_ID_DEVICE_ID GENMASK(15, 0)
99 #define REG_DEVICE_ID_VER_MINOR GENMASK(23, 16)
100 #define REG_DEVICE_ID_VER_MAJOR GENMASK(31, 24)
115 #define REG_MODE_RTRTH GENMASK(20, 17)
159 #define REG_INT_ENA_SET_INT_ENA_SET GENMASK(11, 0)
162 #define REG_INT_ENA_CLR_INT_ENA_CLR GENMASK(11, 0)
165 #define REG_INT_MASK_SET_INT_MASK_SET GENMASK(11, 0)
168 #define REG_INT_MASK_CLR_INT_MASK_CLR GENMASK(11, 0)
171 #define REG_BTR_PROP GENMASK(6, 0)
172 #define REG_BTR_PH1 GENMASK(12, 7)
[all …]
/linux/drivers/net/ipa/reg/
H A Dipa_reg-v5.0.c13 [MAX_PIPES] = GENMASK(7, 0),
14 [MAX_CONS_PIPES] = GENMASK(15, 8),
15 [MAX_PROD_PIPES] = GENMASK(23, 16),
16 [PROD_LOWEST] = GENMASK(31, 24),
44 [ATOMIC_FETCHER_ARB_LOCK_DIS] = GENMASK(27, 22),
90 [ROUTE_DEF_PIPE] = GENMASK(7, 0),
91 [ROUTE_FRAG_DEF_PIPE] = GENMASK(15, 8),
92 [ROUTE_DEF_HDR_OFST] = GENMASK(25, 16),
102 [MEM_SIZE] = GENMASK(15, 0),
103 [MEM_BADDR] = GENMASK(31, 16),
[all …]

12345678910>>...110