Home
last modified time | relevance | path

Searched refs:GEN7_MISCCPCTL (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/i915/
H A Dvlv_suspend.c150 s->misccpctl = intel_uncore_read(uncore, GEN7_MISCCPCTL); in vlv_save_gunit_s0ix_state()
235 intel_uncore_write(uncore, GEN7_MISCCPCTL, s->misccpctl); in vlv_restore_gunit_s0ix_state()
H A Di915_perf.c2397 intel_uncore_rmw(uncore, GEN7_MISCCPCTL, in hsw_enable_metric_set()
2413 intel_uncore_rmw(uncore, GEN7_MISCCPCTL, in hsw_disable_metric_set()
/linux/drivers/gpu/drm/i915/gt/uc/
H A Dintel_guc_fw.c45 intel_uncore_rmw(uncore, GEN7_MISCCPCTL, 0, in guc_prepare_xfer()
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_workarounds.c1526 wa_add(wal, GEN7_MISCCPCTL, GEN12_DOP_CLOCK_GATE_RENDER_ENABLE, in gen12_gt_workarounds_init()
1569 wa_add(wal, GEN7_MISCCPCTL, GEN12_DOP_CLOCK_GATE_RENDER_ENABLE, in dg2_gt_workarounds_init()
1602 wa_write_clr(wal, GEN7_MISCCPCTL, GEN12_DOP_CLOCK_GATE_RENDER_ENABLE); in xelpg_gt_workarounds_init()
H A Dintel_gt_regs.h706 #define GEN7_MISCCPCTL _MMIO(0x9424) macro