Home
last modified time | relevance | path

Searched refs:DUMPREG (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/media/platform/ti/vpe/
H A Dsc.c25 #define DUMPREG(r) dev_dbg(dev, "%-35s %08x\n", #r, \ in sc_dump_regs() macro
30 DUMPREG(SC0); in sc_dump_regs()
31 DUMPREG(SC1); in sc_dump_regs()
32 DUMPREG(SC2); in sc_dump_regs()
33 DUMPREG(SC3); in sc_dump_regs()
34 DUMPREG(SC4); in sc_dump_regs()
35 DUMPREG(SC5); in sc_dump_regs()
36 DUMPREG(SC6); in sc_dump_regs()
37 DUMPREG(SC8); in sc_dump_regs()
38 DUMPREG(SC9); in sc_dump_regs()
[all …]
H A Dcsc.c114 #define DUMPREG(r) dev_dbg(dev, "%-35s %08x\n", #r, \ in csc_dump_regs() macro
119 DUMPREG(CSC00); in csc_dump_regs()
120 DUMPREG(CSC01); in csc_dump_regs()
121 DUMPREG(CSC02); in csc_dump_regs()
122 DUMPREG(CSC03); in csc_dump_regs()
123 DUMPREG(CSC04); in csc_dump_regs()
124 DUMPREG(CSC05); in csc_dump_regs()
126 #undef DUMPREG in csc_dump_regs()
H A Dvpe.c959 #define DUMPREG(r) vpe_dbg(dev, "%-35s %08x\n", #r, read_reg(dev, VPE_##r)) in vpe_dump_regs() macro
963 DUMPREG(PID); in vpe_dump_regs()
964 DUMPREG(SYSCONFIG); in vpe_dump_regs()
965 DUMPREG(INT0_STATUS0_RAW); in vpe_dump_regs()
966 DUMPREG(INT0_STATUS0); in vpe_dump_regs()
967 DUMPREG(INT0_ENABLE0); in vpe_dump_regs()
968 DUMPREG(INT0_STATUS1_RAW); in vpe_dump_regs()
969 DUMPREG(INT0_STATUS1); in vpe_dump_regs()
970 DUMPREG(INT0_ENABLE1); in vpe_dump_regs()
971 DUMPREG(CLK_ENABLE); in vpe_dump_regs()
[all …]
/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Dvenc.c608 #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, venc_read_reg(r)) in venc_dump_regs() macro
613 DUMPREG(VENC_F_CONTROL); in venc_dump_regs()
614 DUMPREG(VENC_VIDOUT_CTRL); in venc_dump_regs()
615 DUMPREG(VENC_SYNC_CTRL); in venc_dump_regs()
616 DUMPREG(VENC_LLEN); in venc_dump_regs()
617 DUMPREG(VENC_FLENS); in venc_dump_regs()
618 DUMPREG(VENC_HFLTR_CTRL); in venc_dump_regs()
619 DUMPREG(VENC_CC_CARR_WSS_CARR); in venc_dump_regs()
620 DUMPREG(VENC_C_PHASE); in venc_dump_regs()
621 DUMPREG(VENC_GAIN_U); in venc_dump_regs()
[all …]
H A Dhdmi_wp.c23 #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, hdmi_read_reg(wp->base, r)) in hdmi_wp_dump() macro
25 DUMPREG(HDMI_WP_REVISION); in hdmi_wp_dump()
26 DUMPREG(HDMI_WP_SYSCONFIG); in hdmi_wp_dump()
27 DUMPREG(HDMI_WP_IRQSTATUS_RAW); in hdmi_wp_dump()
28 DUMPREG(HDMI_WP_IRQSTATUS); in hdmi_wp_dump()
29 DUMPREG(HDMI_WP_IRQENABLE_SET); in hdmi_wp_dump()
30 DUMPREG(HDMI_WP_IRQENABLE_CLR); in hdmi_wp_dump()
31 DUMPREG(HDMI_WP_IRQWAKEEN); in hdmi_wp_dump()
32 DUMPREG(HDMI_WP_PWR_CTRL); in hdmi_wp_dump()
33 DUMPREG(HDMI_WP_DEBOUNCE); in hdmi_wp_dump()
[all …]
H A Ddispc.c3386 #define DUMPREG(r) seq_printf(s, "%-50s %08x\n", #r, dispc_read_reg(r)) in dispc_dump_regs() macro
3392 DUMPREG(DISPC_REVISION); in dispc_dump_regs()
3393 DUMPREG(DISPC_SYSCONFIG); in dispc_dump_regs()
3394 DUMPREG(DISPC_SYSSTATUS); in dispc_dump_regs()
3395 DUMPREG(DISPC_IRQSTATUS); in dispc_dump_regs()
3396 DUMPREG(DISPC_IRQENABLE); in dispc_dump_regs()
3397 DUMPREG(DISPC_CONTROL); in dispc_dump_regs()
3398 DUMPREG(DISPC_CONFIG); in dispc_dump_regs()
3399 DUMPREG(DISPC_CAPABLE); in dispc_dump_regs()
3400 DUMPREG(DISPC_LINE_STATUS); in dispc_dump_regs()
[all …]
H A Ddsi.c1650 #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, dsi_read_reg(dsidev, r)) in dsi_dump_dsidev_regs() macro
1656 DUMPREG(DSI_REVISION); in dsi_dump_dsidev_regs()
1657 DUMPREG(DSI_SYSCONFIG); in dsi_dump_dsidev_regs()
1658 DUMPREG(DSI_SYSSTATUS); in dsi_dump_dsidev_regs()
1659 DUMPREG(DSI_IRQSTATUS); in dsi_dump_dsidev_regs()
1660 DUMPREG(DSI_IRQENABLE); in dsi_dump_dsidev_regs()
1661 DUMPREG(DSI_CTRL); in dsi_dump_dsidev_regs()
1662 DUMPREG(DSI_COMPLEXIO_CFG1); in dsi_dump_dsidev_regs()
1663 DUMPREG(DSI_COMPLEXIO_IRQ_STATUS); in dsi_dump_dsidev_regs()
1664 DUMPREG(DSI_COMPLEXIO_IRQ_ENABLE); in dsi_dump_dsidev_regs()
[all …]
H A Ddss.c375 #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, dss_read_reg(r)) in dss_dump_regs() macro
380 DUMPREG(DSS_REVISION); in dss_dump_regs()
381 DUMPREG(DSS_SYSCONFIG); in dss_dump_regs()
382 DUMPREG(DSS_SYSSTATUS); in dss_dump_regs()
383 DUMPREG(DSS_CONTROL); in dss_dump_regs()
387 DUMPREG(DSS_SDI_CONTROL); in dss_dump_regs()
388 DUMPREG(DSS_PLL_CONTROL); in dss_dump_regs()
389 DUMPREG(DSS_SDI_STATUS); in dss_dump_regs()
393 #undef DUMPREG in dss_dump_regs()
/linux/drivers/gpu/drm/omapdrm/dss/
H A Dvenc.c463 #define DUMPREG(venc, r) \ in venc_dump_regs() macro
469 DUMPREG(venc, VENC_F_CONTROL); in venc_dump_regs()
470 DUMPREG(venc, VENC_VIDOUT_CTRL); in venc_dump_regs()
471 DUMPREG(venc, VENC_SYNC_CTRL); in venc_dump_regs()
472 DUMPREG(venc, VENC_LLEN); in venc_dump_regs()
473 DUMPREG(venc, VENC_FLENS); in venc_dump_regs()
474 DUMPREG(venc, VENC_HFLTR_CTRL); in venc_dump_regs()
475 DUMPREG(venc, VENC_CC_CARR_WSS_CARR); in venc_dump_regs()
476 DUMPREG(venc, VENC_C_PHASE); in venc_dump_regs()
477 DUMPREG(venc, VENC_GAIN_U); in venc_dump_regs()
[all …]
H A Dhdmi_wp.c22 #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, hdmi_read_reg(wp->base, r)) in hdmi_wp_dump() macro
24 DUMPREG(HDMI_WP_REVISION); in hdmi_wp_dump()
25 DUMPREG(HDMI_WP_SYSCONFIG); in hdmi_wp_dump()
26 DUMPREG(HDMI_WP_IRQSTATUS_RAW); in hdmi_wp_dump()
27 DUMPREG(HDMI_WP_IRQSTATUS); in hdmi_wp_dump()
28 DUMPREG(HDMI_WP_IRQENABLE_SET); in hdmi_wp_dump()
29 DUMPREG(HDMI_WP_IRQENABLE_CLR); in hdmi_wp_dump()
30 DUMPREG(HDMI_WP_IRQWAKEEN); in hdmi_wp_dump()
31 DUMPREG(HDMI_WP_PWR_CTRL); in hdmi_wp_dump()
32 DUMPREG(HDMI_WP_DEBOUNCE); in hdmi_wp_dump()
[all …]
H A Ddispc.c3349 #define DUMPREG(dispc, r) \ in dispc_dump_regs() macro
3356 DUMPREG(dispc, DISPC_REVISION); in dispc_dump_regs()
3357 DUMPREG(dispc, DISPC_SYSCONFIG); in dispc_dump_regs()
3358 DUMPREG(dispc, DISPC_SYSSTATUS); in dispc_dump_regs()
3359 DUMPREG(dispc, DISPC_IRQSTATUS); in dispc_dump_regs()
3360 DUMPREG(dispc, DISPC_IRQENABLE); in dispc_dump_regs()
3361 DUMPREG(dispc, DISPC_CONTROL); in dispc_dump_regs()
3362 DUMPREG(dispc, DISPC_CONFIG); in dispc_dump_regs()
3363 DUMPREG(dispc, DISPC_CAPABLE); in dispc_dump_regs()
3364 DUMPREG(dispc, DISPC_LINE_STATUS); in dispc_dump_regs()
[all …]
H A Ddsi.c1143 #define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, dsi_read_reg(dsi, r)) in dsi_dump_dsi_regs() macro
1144 DUMPREG(DSI_REVISION); in dsi_dump_dsi_regs()
1145 DUMPREG(DSI_SYSCONFIG); in dsi_dump_dsi_regs()
1146 DUMPREG(DSI_SYSSTATUS); in dsi_dump_dsi_regs()
1147 DUMPREG(DSI_IRQSTATUS); in dsi_dump_dsi_regs()
1148 DUMPREG(DSI_IRQENABLE); in dsi_dump_dsi_regs()
1149 DUMPREG(DSI_CTRL); in dsi_dump_dsi_regs()
1150 DUMPREG(DSI_COMPLEXIO_CFG1); in dsi_dump_dsi_regs()
1151 DUMPREG(DSI_COMPLEXIO_IRQ_STATUS); in dsi_dump_dsi_regs()
1152 DUMPREG(DSI_COMPLEXIO_IRQ_ENABLE); in dsi_dump_dsi_regs()
[all …]
H A Ddss.c360 #define DUMPREG(dss, r) seq_printf(s, "%-35s %08x\n", #r, dss_read_reg(dss, r)) in dss_dump_regs() macro
365 DUMPREG(dss, DSS_REVISION); in dss_dump_regs()
366 DUMPREG(dss, DSS_SYSCONFIG); in dss_dump_regs()
367 DUMPREG(dss, DSS_SYSSTATUS); in dss_dump_regs()
368 DUMPREG(dss, DSS_CONTROL); in dss_dump_regs()
371 DUMPREG(dss, DSS_SDI_CONTROL); in dss_dump_regs()
372 DUMPREG(dss, DSS_PLL_CONTROL); in dss_dump_regs()
373 DUMPREG(dss, DSS_SDI_STATUS); in dss_dump_regs()
377 #undef DUMPREG in dss_dump_regs()
/linux/drivers/gpu/drm/exynos/
H A Dexynos_mixer.c227 #define DUMPREG(reg_id) \ in mixer_regs_dump() macro
233 DUMPREG(MXR_STATUS); in mixer_regs_dump()
234 DUMPREG(MXR_CFG); in mixer_regs_dump()
235 DUMPREG(MXR_INT_EN); in mixer_regs_dump()
236 DUMPREG(MXR_INT_STATUS); in mixer_regs_dump()
238 DUMPREG(MXR_LAYER_CFG); in mixer_regs_dump()
239 DUMPREG(MXR_VIDEO_CFG); in mixer_regs_dump()
241 DUMPREG(MXR_GRAPHIC0_CFG); in mixer_regs_dump()
242 DUMPREG(MXR_GRAPHIC0_BASE); in mixer_regs_dump()
243 DUMPREG(MXR_GRAPHIC0_SPAN); in mixer_regs_dump()
[all …]