Home
last modified time | relevance | path

Searched refs:DRM_DEV_ERROR (Results 1 – 25 of 98) sorted by relevance

1234

/linux/drivers/gpu/drm/rockchip/
H A Dcdn-dp-core.c78 DRM_DEV_ERROR(dp->dev, "Failed to prepare_enable grf clock\n"); in cdn_dp_grf_write()
84 DRM_DEV_ERROR(dp->dev, "Could not write to GRF: %d\n", ret); in cdn_dp_grf_write()
101 DRM_DEV_ERROR(dp->dev, "cannot enable dp pclk %d\n", ret); in cdn_dp_clk_enable()
107 DRM_DEV_ERROR(dp->dev, "cannot enable core_clk %d\n", ret); in cdn_dp_clk_enable()
113 DRM_DEV_ERROR(dp->dev, "cannot get pm runtime %d\n", ret); in cdn_dp_clk_enable()
126 DRM_DEV_ERROR(dp->dev, "get clk rate failed\n"); in cdn_dp_clk_enable()
210 DRM_DEV_ERROR(dp->dev, "active_port is wrong!\n"); in cdn_dp_check_sink_connection()
232 DRM_DEV_ERROR(dp->dev, "Get sink capability timed out\n"); in cdn_dp_check_sink_connection()
322 DRM_DEV_ERROR(dp->dev, "firmware is invalid\n"); in cdn_dp_firmware_init()
336 DRM_DEV_ERROR(dp->dev, "active ucpu failed: %d\n", ret); in cdn_dp_firmware_init()
[all …]
H A Dcdn-dp-reg.c279 DRM_DEV_ERROR(dp->dev, "dpcd write failed: %d\n", ret); in cdn_dp_dpcd_write()
306 DRM_DEV_ERROR(dp->dev, "failed to loaded the FW reg = %x\n", in cdn_dp_load_firmware()
355 DRM_DEV_ERROR(dp->dev, "set firmware active failed\n"); in cdn_dp_set_firmware_active()
384 DRM_DEV_ERROR(dp->dev, "set host cap failed: %d\n", ret); in cdn_dp_set_host_cap()
400 DRM_DEV_ERROR(dp->dev, "set event config failed: %d\n", ret); in cdn_dp_event_config()
432 DRM_DEV_ERROR(dp->dev, "get hpd status failed: %d\n", ret); in cdn_dp_get_hpd_status()
471 DRM_DEV_ERROR(dp->dev, "get block[%d] edid failed: %d\n", block, in cdn_dp_get_edid_block()
516 DRM_DEV_ERROR(dp->dev, "training failed: %d\n", ret); in cdn_dp_training_start()
545 DRM_DEV_ERROR(dp->dev, "get training status failed: %d\n", ret); in cdn_dp_get_training_status()
555 DRM_DEV_ERROR(dp->dev, "Failed to start training %d\n", ret); in cdn_dp_train_link()
[all …]
H A Drockchip_lvds.c146 DRM_DEV_ERROR(lvds->dev, "failed to enable lvds pclk %d\n", ret); in rk3288_lvds_poweron()
151 DRM_DEV_ERROR(lvds->dev, "failed to get pm runtime: %d\n", ret); in rk3288_lvds_poweron()
229 DRM_DEV_ERROR(lvds->dev, "Could not write to GRF: %d\n", ret); in rk3288_lvds_poweroff()
262 DRM_DEV_ERROR(lvds->dev, "Could not write to GRF: %d\n", ret); in rk3288_lvds_grf_config()
298 DRM_DEV_ERROR(lvds->dev, "failed to power on LVDS: %d\n", ret); in rk3288_lvds_encoder_enable()
305 DRM_DEV_ERROR(lvds->dev, "failed to configure LVDS: %d\n", ret); in rk3288_lvds_encoder_enable()
312 DRM_DEV_ERROR(lvds->dev, "failed to set VOP source: %d\n", ret); in rk3288_lvds_encoder_enable()
335 DRM_DEV_ERROR(lvds->dev, "failed to get pm runtime: %d\n", ret); in px30_lvds_poweron()
364 DRM_DEV_ERROR(lvds->dev, "Unsupported display output %d\n", in px30_lvds_grf_config()
399 DRM_DEV_ERROR(lvds->dev, "failed to power on LVDS: %d\n", ret); in px30_lvds_encoder_enable()
[all …]
H A Drockchip_rgb.c123 DRM_DEV_ERROR(dev, "failed to find panel or bridge %d\n", ret); in rockchip_rgb_init()
132 DRM_DEV_ERROR(drm_dev->dev, in rockchip_rgb_init()
156 DRM_DEV_ERROR(drm_dev->dev, in rockchip_rgb_init()
167 DRM_DEV_ERROR(drm_dev->dev, in rockchip_rgb_init()
H A Drockchip_drm_vop.c401 DRM_DEV_ERROR(vop->dev, "Maximum dst width (4096) exceeded\n"); in scl_vop_cal_scl_fac()
439 DRM_DEV_ERROR(vop->dev, "not allow yrgb ver scale\n"); in scl_vop_cal_scl_fac()
443 DRM_DEV_ERROR(vop->dev, "not allow cbcr ver scale\n"); in scl_vop_cal_scl_fac()
627 DRM_DEV_ERROR(vop->dev, "failed to get pm runtime: %d\n", ret); in vop_enable()
647 DRM_DEV_ERROR(vop->dev, in vop_enable()
1305 DRM_DEV_ERROR(vop->dev, "display LUT RAM enable timeout!\n"); in vop_crtc_gamma_set()
1330 DRM_DEV_ERROR(vop->dev, "gamma LUT update timeout!\n"); in vop_crtc_gamma_set()
1398 DRM_DEV_ERROR(vop->dev, "Failed to enable vop (%d)\n", ret); in vop_crtc_atomic_enable()
1437 DRM_DEV_ERROR(vop->dev, "unsupported connector_type [%d]\n", in vop_crtc_atomic_enable()
1512 DRM_DEV_ERROR(vop->dev, "VOP vblank IRQ stuck for 10 ms\n"); in vop_wait_for_irq_handler()
[all …]
H A Danalogix_dp-rockchip.c137 DRM_DEV_ERROR(dp->dev, "failed to enable pclk %d\n", ret); in rockchip_dp_poweron()
143 DRM_DEV_ERROR(dp->dev, "failed to dp pre init %d\n", ret); in rockchip_dp_poweron()
150 DRM_DEV_ERROR(dp->dev, "failed to set edp mode %d\n", ret); in rockchip_dp_poweron()
162 DRM_DEV_ERROR(dp->dev, "failed to set edp mode %d\n", ret); in rockchip_dp_powerdown()
243 DRM_DEV_ERROR(dp->dev, "failed to enable grfclk %d\n", ret); in rockchip_dp_drm_encoder_enable()
269 DRM_DEV_ERROR(dp->dev, "Could not write to GRF: %d\n", ret); in rockchip_dp_drm_encoder_enable()
294 DRM_DEV_ERROR(dp->dev, "line flag irq timed out\n"); in rockchip_dp_drm_encoder_disable()
/linux/drivers/gpu/drm/bridge/imx/
H A Dimx8qxp-pxl2dpi.c56 DRM_DEV_ERROR(p2d->dev, in imx8qxp_pxl2dpi_bridge_attach()
101 DRM_DEV_ERROR(p2d->dev, in imx8qxp_pxl2dpi_bridge_mode_set()
107 DRM_DEV_ERROR(p2d->dev, in imx8qxp_pxl2dpi_bridge_mode_set()
119 DRM_DEV_ERROR(p2d->dev, in imx8qxp_pxl2dpi_bridge_mode_set()
234 DRM_DEV_ERROR(p2d->dev, "failed to get port@%u\n", port_id); in imx8qxp_pxl2dpi_get_available_ep_from_port()
240 DRM_DEV_ERROR(p2d->dev, "no available endpoints of port@%u\n", in imx8qxp_pxl2dpi_get_available_ep_from_port()
245 DRM_DEV_ERROR(p2d->dev, in imx8qxp_pxl2dpi_get_available_ep_from_port()
254 DRM_DEV_ERROR(p2d->dev, in imx8qxp_pxl2dpi_get_available_ep_from_port()
274 DRM_DEV_ERROR(p2d->dev, "no available remote\n"); in imx8qxp_pxl2dpi_find_next_bridge()
277 DRM_DEV_ERROR(p2d->dev, "remote parent is not available\n"); in imx8qxp_pxl2dpi_find_next_bridge()
[all …]
H A Dimx8qxp-ldb.c157 DRM_DEV_ERROR(dev, "failed to get runtime PM sync: %d\n", ret); in imx8qxp_ldb_bridge_mode_set()
161 DRM_DEV_ERROR(dev, "failed to initialize PHY: %d\n", ret); in imx8qxp_ldb_bridge_mode_set()
165 DRM_DEV_ERROR(dev, "failed to set PHY mode: %d\n", ret); in imx8qxp_ldb_bridge_mode_set()
180 DRM_DEV_ERROR(dev, "failed to configure PHY: %d\n", ret); in imx8qxp_ldb_bridge_mode_set()
262 DRM_DEV_ERROR(dev, "failed to power on PHY: %d\n", ret); in imx8qxp_ldb_bridge_atomic_enable()
283 DRM_DEV_ERROR(dev, "failed to power off PHY: %d\n", ret); in imx8qxp_ldb_bridge_atomic_disable()
287 DRM_DEV_ERROR(dev, "failed to teardown PHY: %d\n", ret); in imx8qxp_ldb_bridge_atomic_disable()
433 DRM_DEV_ERROR(dev, "failed to get port0 endpoint\n"); in imx8qxp_ldb_set_di_id()
440 DRM_DEV_ERROR(dev, "failed to get port0 remote endpoint\n"); in imx8qxp_ldb_set_di_id()
447 DRM_DEV_ERROR(dev, "failed to parse port0 remote endpoint: %d\n", in imx8qxp_ldb_set_di_id()
[all …]
H A Dimx8qxp-pixel-link.c46 DRM_DEV_ERROR(pl->dev, in imx8qxp_pixel_link_enable_mst_en()
58 DRM_DEV_ERROR(pl->dev, in imx8qxp_pixel_link_enable_mst_vld()
70 DRM_DEV_ERROR(pl->dev, in imx8qxp_pixel_link_enable_sync()
82 DRM_DEV_ERROR(pl->dev, in imx8qxp_pixel_link_disable_mst_en()
96 DRM_DEV_ERROR(pl->dev, in imx8qxp_pixel_link_disable_mst_vld()
110 DRM_DEV_ERROR(pl->dev, in imx8qxp_pixel_link_disable_sync()
125 DRM_DEV_ERROR(pl->dev, in imx8qxp_pixel_link_set_mst_addr()
137 DRM_DEV_ERROR(pl->dev, in imx8qxp_pixel_link_bridge_attach()
286 DRM_DEV_ERROR(pl->dev, "no available output port\n"); in imx8qxp_pixel_link_find_next_bridge()
338 DRM_DEV_ERROR(dev, "failed to get SCU ipc handle: %d\n", in imx8qxp_pixel_link_bridge_probe()
[all …]
H A Dimx8qm-ldb.c145 DRM_DEV_ERROR(dev, "failed to get runtime PM sync: %d\n", ret); in imx8qm_ldb_bridge_mode_set()
149 DRM_DEV_ERROR(dev, "failed to initialize PHY: %d\n", ret); in imx8qm_ldb_bridge_mode_set()
157 DRM_DEV_ERROR(dev, "failed to configure PHY: %d\n", ret); in imx8qm_ldb_bridge_mode_set()
166 DRM_DEV_ERROR(dev, "failed to configure slave PHY: %d\n", in imx8qm_ldb_bridge_mode_set()
231 DRM_DEV_ERROR(dev, in imx8qm_ldb_bridge_atomic_enable()
237 DRM_DEV_ERROR(dev, in imx8qm_ldb_bridge_atomic_enable()
243 DRM_DEV_ERROR(dev, "failed to power on PHY: %d\n", ret); in imx8qm_ldb_bridge_atomic_enable()
266 DRM_DEV_ERROR(dev, in imx8qm_ldb_bridge_atomic_disable()
271 DRM_DEV_ERROR(dev, in imx8qm_ldb_bridge_atomic_disable()
277 DRM_DEV_ERROR(dev, "failed to power off PHY: %d\n", ret); in imx8qm_ldb_bridge_atomic_disable()
[all …]
H A Dimx8qxp-pixel-combiner.c116 DRM_DEV_ERROR(pc->dev, in imx8qxp_pc_bridge_attach()
138 DRM_DEV_ERROR(pc->dev, in imx8qxp_pc_bridge_mode_set()
143 DRM_DEV_ERROR(pc->dev, "%s: failed to enable apb clock: %d\n", in imx8qxp_pc_bridge_mode_set()
289 DRM_DEV_ERROR(dev, "failed to get apb clock: %d\n", ret); in imx8qxp_pc_bridge_probe()
300 DRM_DEV_ERROR(dev, in imx8qxp_pc_bridge_probe()
319 DRM_DEV_ERROR(dev, in imx8qxp_pc_bridge_probe()
379 DRM_DEV_ERROR(pc->dev, "%s: failed to enable apb clock: %d\n", in imx8qxp_pc_runtime_suspend()
401 DRM_DEV_ERROR(pc->dev, "%s: failed to enable apb clock: %d\n", in imx8qxp_pc_runtime_resume()
/linux/drivers/gpu/drm/bridge/
H A Dnwl-dsi.c145 DRM_DEV_ERROR(dsi->dev, in nwl_dsi_write()
162 DRM_DEV_ERROR(dsi->dev, "Failed to read NWL DSI reg 0x%x: %d\n", in nwl_dsi_read()
284 DRM_DEV_ERROR(dsi->dev, "Invalid color format 0x%x\n", in nwl_dsi_config_dpi()
391 DRM_DEV_ERROR(dev, in nwl_dsi_read_packet()
418 DRM_DEV_ERROR(dev, "[%02X] DSI error report: 0x%02x\n", in nwl_dsi_read_packet()
425 DRM_DEV_ERROR(dev, in nwl_dsi_read_packet()
602 DRM_DEV_ERROR(dsi->dev, "Failed to enable rx_esc clk: %zd\n", in nwl_dsi_host_transfer()
614 DRM_DEV_ERROR(dsi_host->dev, "[%02X] DSI transfer timed out\n", in nwl_dsi_host_transfer()
659 DRM_DEV_ERROR(dev, "Need DSI lanes: %d\n", dsi->lanes); in nwl_dsi_mode_set()
665 DRM_DEV_ERROR(dev, "Failed to init DSI phy: %d\n", ret); in nwl_dsi_mode_set()
[all …]
/linux/drivers/gpu/drm/msm/disp/mdp4/
H A Dmdp4_kms.c215 DRM_DEV_ERROR(dev->dev, "failed to construct LCDC encoder\n"); in mdp4_modeset_init_intf()
224 DRM_DEV_ERROR(dev->dev, "failed to attach LVDS panel/bridge: %d\n", ret); in mdp4_modeset_init_intf()
231 DRM_DEV_ERROR(dev->dev, "failed to initialize LVDS connector\n"); in mdp4_modeset_init_intf()
237 DRM_DEV_ERROR(dev->dev, "failed to attach LVDS connector: %d\n", ret); in mdp4_modeset_init_intf()
246 DRM_DEV_ERROR(dev->dev, "failed to construct DTV encoder\n"); in mdp4_modeset_init_intf()
257 DRM_DEV_ERROR(dev->dev, "failed to initialize HDMI: %d\n", ret); in mdp4_modeset_init_intf()
273 DRM_DEV_ERROR(dev->dev, in mdp4_modeset_init_intf()
283 DRM_DEV_ERROR(dev->dev, "failed to initialize DSI: %d\n", in mdp4_modeset_init_intf()
290 DRM_DEV_ERROR(dev->dev, "Invalid or unsupported interface\n"); in mdp4_modeset_init_intf()
325 DRM_DEV_ERROR(dev->dev, in modeset_init()
[all …]
H A Dmdp4_dtv_encoder.c134 DRM_DEV_ERROR(dev->dev, "failed to set mdp_clk to %lu: %d\n", in mdp4_dtv_encoder_enable()
139 DRM_DEV_ERROR(dev->dev, "failed to enabled mdp_clk: %d\n", ret); in mdp4_dtv_encoder_enable()
143 DRM_DEV_ERROR(dev->dev, "failed to enable hdmi_clk: %d\n", ret); in mdp4_dtv_encoder_enable()
179 DRM_DEV_ERROR(dev->dev, "failed to get hdmi_clk\n"); in mdp4_dtv_encoder_init()
185 DRM_DEV_ERROR(dev->dev, "failed to get tv_clk\n"); in mdp4_dtv_encoder_init()
H A Dmdp4_lcdc_encoder.c164 DRM_DEV_ERROR(dev->dev, "unknown bpp: %d\n", bpp); in setup_phy()
181 DRM_DEV_ERROR(dev->dev, "unknown # of channels: %d\n", nchan); in setup_phy()
319 DRM_DEV_ERROR(dev->dev, "failed to enable regulators: %d\n", ret); in mdp4_lcdc_encoder_enable()
324 DRM_DEV_ERROR(dev->dev, "failed to configure lcdc_clk: %d\n", ret); in mdp4_lcdc_encoder_enable()
327 DRM_DEV_ERROR(dev->dev, "failed to enable lcdc_clk: %d\n", ret); in mdp4_lcdc_encoder_enable()
380 DRM_DEV_ERROR(dev->dev, "failed to get lvds_clk\n"); in mdp4_lcdc_encoder_init()
/linux/drivers/gpu/drm/msm/hdmi/
H A Dhdmi_phy.c33 DRM_DEV_ERROR(dev, "failed to get phy regulators: %d\n", ret); in msm_hdmi_phy_resource_init()
44 DRM_DEV_ERROR(dev, "failed to get phy clock: %s (%d)\n", in msm_hdmi_phy_resource_init()
63 DRM_DEV_ERROR(dev, "runtime resume failed: %d\n", ret); in msm_hdmi_phy_resource_enable()
69 DRM_DEV_ERROR(dev, "failed to enable regulators: (%d)\n", ret); in msm_hdmi_phy_resource_enable()
76 DRM_DEV_ERROR(dev, "failed to enable clock: %s (%d)\n", in msm_hdmi_phy_resource_enable()
157 DRM_DEV_ERROR(dev, "%s: failed to map phy base\n", __func__); in msm_hdmi_phy_probe()
175 DRM_DEV_ERROR(dev, "couldn't init PLL\n"); in msm_hdmi_phy_probe()
H A Dhdmi.c96 DRM_DEV_ERROR(&pdev->dev, "cannot find phy device\n"); in msm_hdmi_get_phy()
135 DRM_DEV_ERROR(&pdev->dev, "failed to get i2c: %d\n", ret); in msm_hdmi_init()
172 DRM_DEV_ERROR(dev->dev, "failed to create HDMI bridge: %d\n", ret); in msm_hdmi_modeset_init()
180 DRM_DEV_ERROR(dev->dev, "failed to attach next HDMI bridge: %d\n", ret); in msm_hdmi_modeset_init()
188 DRM_DEV_ERROR(dev->dev, "failed to create HDMI connector: %d\n", ret); in msm_hdmi_modeset_init()
199 DRM_DEV_ERROR(dev->dev, "failed to request IRQ%u: %d\n", in msm_hdmi_modeset_init()
362 DRM_DEV_ERROR(&pdev->dev, "failed to get phy\n"); in msm_hdmi_dev_probe()
/linux/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_cmd_encoder.c31 DRM_DEV_ERROR(dev, "vsync_clk is not initialized\n"); in pingpong_tearcheck_setup()
37 DRM_DEV_ERROR(dev, "%s: vtotal(%d) or vrefresh(%d) is 0\n", in pingpong_tearcheck_setup()
44 DRM_DEV_ERROR(dev, "vsync_clk round rate failed %ld\n", in pingpong_tearcheck_setup()
87 DRM_DEV_ERROR(encoder->dev->dev, in pingpong_tearcheck_enable()
93 DRM_DEV_ERROR(encoder->dev->dev, in pingpong_tearcheck_enable()
H A Dmdp5_kms.c275 DRM_DEV_ERROR(dev->dev, "failed to construct encoder\n"); in construct_encoder()
339 DRM_DEV_ERROR(dev->dev, "failed to find dsi from intf %d\n", in modeset_init_intf()
368 DRM_DEV_ERROR(dev->dev, "unknown intf: %d\n", intf->type); in modeset_init_intf()
427 DRM_DEV_ERROR(dev->dev, "failed to construct plane %d (%d)\n", i, ret); in modeset_init()
443 DRM_DEV_ERROR(dev->dev, "failed to construct crtc %d (%d)\n", i, ret); in modeset_init()
483 DRM_DEV_ERROR(dev, "failed to get %s (%ld)\n", name, PTR_ERR(clk)); in get_clk()
516 DRM_DEV_ERROR(&pdev->dev, "failed to init kms\n"); in mdp5_kms_init()
549 DRM_DEV_ERROR(&pdev->dev, "modeset_init failed: %d\n", ret); in mdp5_kms_init()
590 DRM_DEV_ERROR(dev->dev, "failed to construct pipe for %s (%d)\n", in construct_pipes()
662 DRM_DEV_ERROR(dev->dev, "failed to construct LM%d (%d)\n", in hwmixer_init()
[all …]
/linux/drivers/gpu/drm/exynos/
H A Dexynos_drm_mic.c116 DRM_DEV_ERROR(mic->dev, in mic_set_path()
133 DRM_DEV_ERROR(mic->dev, in mic_set_path()
277 DRM_DEV_ERROR(mic->dev, "Failed to reset\n"); in mic_pre_enable()
362 DRM_DEV_ERROR(dev, "Failed to enable clock (%s)\n", in exynos_mic_resume()
384 DRM_DEV_ERROR(dev, in exynos_mic_probe()
394 DRM_DEV_ERROR(dev, "mic: Failed to get mem region for MIC\n"); in exynos_mic_probe()
399 DRM_DEV_ERROR(dev, "mic: Failed to remap for MIC\n"); in exynos_mic_probe()
407 DRM_DEV_ERROR(dev, "mic: Failed to get system register.\n"); in exynos_mic_probe()
415 DRM_DEV_ERROR(dev, "mic: Failed to get clock (%s)\n", in exynos_mic_probe()
/linux/drivers/gpu/drm/msm/dsi/
H A Ddsi.c33 DRM_DEV_ERROR(&pdev->dev, "cannot find phy device\n"); in dsi_get_phy()
46 DRM_DEV_ERROR(&pdev->dev, "%s: phy driver is not ready\n", __func__); in dsi_get_phy()
51 DRM_DEV_ERROR(&pdev->dev, "%s: phy driver is not ready\n", __func__); in dsi_get_phy()
241 DRM_DEV_ERROR(dev->dev, "failed to modeset init host: %d\n", ret); in msm_dsi_modeset_init()
256 DRM_DEV_ERROR(dev->dev, in msm_dsi_modeset_init()
/linux/drivers/gpu/drm/msm/dsi/phy/
H A Ddsi_phy_10nm.c295 DRM_DEV_ERROR(dev, "DSI PLL(%d) lock failed, status=0x%08x\n", in dsi_pll_10nm_lock_status()
347 DRM_DEV_ERROR(dev, "vco_set_rate failed, rc=%d\n", rc); in dsi_pll_10nm_vco_prepare()
363 DRM_DEV_ERROR(dev, "PLL(%d) lock failed\n", pll_10nm->phy->id); in dsi_pll_10nm_vco_prepare()
518 DRM_DEV_ERROR(&pll_10nm->phy->pdev->dev, in dsi_10nm_pll_restore_state()
696 DRM_DEV_ERROR(&pdev->dev, "failed to register PLL: %d\n", ret); in dsi_pll_10nm_init()
805 DRM_DEV_ERROR(&phy->pdev->dev, in dsi_10nm_phy_enable()
872 DRM_DEV_ERROR(&phy->pdev->dev, "%s: set pll usecase failed, %d\n", in dsi_10nm_phy_enable()
929 DRM_DEV_ERROR(dev, "failed to parse qcom,phy-rescode-offset-top, %d\n", ret); in dsi_10nm_phy_parse_dt()
935 DRM_DEV_ERROR(dev, in dsi_10nm_phy_parse_dt()
946 DRM_DEV_ERROR(dev, "failed to parse qcom,phy-rescode-offset-bot, %d\n", ret); in dsi_10nm_phy_parse_dt()
[all …]
/linux/drivers/gpu/drm/msm/
H A Dmsm_kms.c278 DRM_DEV_ERROR(dev, "msm_disp_snapshot_init failed ret = %d\n", ret); in msm_drm_kms_init()
284 DRM_DEV_ERROR(dev, "failed to load kms\n"); in msm_drm_kms_init()
297 DRM_DEV_ERROR(dev, "kms hw init failed: %d\n", ret); in msm_drm_kms_init()
312 DRM_DEV_ERROR(dev, "failed to create crtc_event kthread\n"); in msm_drm_kms_init()
322 DRM_DEV_ERROR(dev, "failed to initialize vblank\n"); in msm_drm_kms_init()
330 DRM_DEV_ERROR(dev, "failed to install IRQ handler\n"); in msm_drm_kms_init()
/linux/drivers/gpu/drm/tiny/
H A Drepaper.c488 DRM_DEV_ERROR(&epd->spi->dev, "Failed to get temperature (%d)\n", ret); in repaper_get_temperature()
682 DRM_DEV_ERROR(dev, "timeout waiting for panel to become ready.\n"); in repaper_pipe_enable()
704 DRM_DEV_ERROR(dev, "failed to read chip (%d)\n", ret); in repaper_pipe_enable()
706 DRM_DEV_ERROR(dev, "panel is reported broken\n"); in repaper_pipe_enable()
746 DRM_DEV_ERROR(dev, "failed to read chip (%d)\n", ret); in repaper_pipe_enable()
758 DRM_DEV_ERROR(dev, "dc/dc failed\n"); in repaper_pipe_enable()
989 DRM_DEV_ERROR(dev, "Failed to get gpio 'panel-on'\n"); in repaper_probe()
997 DRM_DEV_ERROR(dev, "Failed to get gpio 'discharge'\n"); in repaper_probe()
1005 DRM_DEV_ERROR(dev, "Failed to get gpio 'reset'\n"); in repaper_probe()
1013 DRM_DEV_ERROR(dev, "Failed to get gpio 'busy'\n"); in repaper_probe()
[all …]
/linux/drivers/gpu/drm/panfrost/
H A Dpanfrost_devfreq.c108 DRM_DEV_ERROR(dev, "Cannot read speed-bin (%d).", ret); in panfrost_read_speedbin()
148 DRM_DEV_ERROR(dev, "Couldn't set OPP regulators\n"); in panfrost_devfreq_init()
189 DRM_DEV_ERROR(dev, "Couldn't set recommended OPP\n"); in panfrost_devfreq_init()
212 DRM_DEV_ERROR(dev, "Couldn't initialize GPU devfreq\n"); in panfrost_devfreq_init()

1234