Home
last modified time | relevance | path

Searched refs:DP_STEER_FIFO_RESET (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dio/dcn32/
H A Ddcn32_dio_stream_encoder.c306 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 1); in enc32_stream_encoder_dp_unblank()
309 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc32_stream_encoder_dp_unblank()
H A Ddcn32_dio_stream_encoder.h69 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn35/
H A Ddcn35_dio_stream_encoder.c338 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 1); in enc35_stream_encoder_dp_unblank()
341 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc35_stream_encoder_dp_unblank()
H A Ddcn35_dio_stream_encoder.h149 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn314/
H A Ddcn314_dio_stream_encoder.c358 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 1); in enc314_stream_encoder_dp_unblank()
361 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc314_stream_encoder_dp_unblank()
H A Ddcn314_dio_stream_encoder.h148 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn20/
H A Ddcn20_stream_encoder.c529 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 1); in enc2_stream_encoder_dp_unblank()
532 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc2_stream_encoder_dp_unblank()
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.h166 SE_SF(DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
246 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
441 uint8_t DP_STEER_FIFO_RESET; member
574 uint32_t DP_STEER_FIFO_RESET; member
H A Ddce_stream_encoder.c945 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, true); in dce110_stream_encoder_dp_blank()
994 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in dce110_stream_encoder_dp_unblank()
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn401/
H A Ddcn401_dio_stream_encoder.c331 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 1); in enc401_stream_encoder_dp_unblank()
334 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc401_stream_encoder_dp_unblank()
H A Ddcn401_dio_stream_encoder.h70 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn10/
H A Ddcn10_stream_encoder.h237 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
453 type DP_STEER_FIFO_RESET;\
H A Ddcn10_stream_encoder.c952 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, true); in enc1_stream_encoder_dp_blank()
1010 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc1_stream_encoder_dp_unblank()
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn30/
H A Ddcn30_dio_stream_encoder.h147 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\