Home
last modified time | relevance | path

Searched refs:DPIO_PHY1 (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/i915/display/
H A Dintel_display_power_well.c1384 if (!display->power.chv_phy_assert[DPIO_PHY1]) in assert_chv_phy_status()
1385 phy_status_mask &= ~(PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0) | in assert_chv_phy_status()
1386 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 0) | in assert_chv_phy_status()
1387 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 1)); in assert_chv_phy_status()
1431 phy_status |= PHY_POWERGOOD(DPIO_PHY1); in assert_chv_phy_status()
1434 if ((phy_control & PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY1, DPIO_CH0)) == 0) in assert_chv_phy_status()
1435 phy_control |= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1, DPIO_CH0); in assert_chv_phy_status()
1438 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1, DPIO_CH0))) in assert_chv_phy_status()
1439 phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0); in assert_chv_phy_status()
1442 PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY1, DPIO_CH0))) in assert_chv_phy_status()
[all …]
H A Dintel_dpio_phy.c172 .rcomp_phy = DPIO_PHY1,
180 [DPIO_PHY1] = {
194 .rcomp_phy = DPIO_PHY1,
202 [DPIO_PHY1] = {
214 .rcomp_phy = DPIO_PHY1,
683 return DPIO_PHY1; in vlv_dig_port_to_phy()
697 return DPIO_PHY1; in vlv_pipe_to_phy()
H A Dintel_dpio_phy.h25 DPIO_PHY1, enumerator
H A Dintel_display_power_map.c478 .bxt.phy = DPIO_PHY1,
581 .bxt.phy = DPIO_PHY1,
/linux/drivers/gpu/drm/i915/gvt/
H A Ddisplay.c251 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) &= in emulate_monitor_status_change()
254 vgpu_vreg_t(vgpu, BXT_PHY_CTL_FAMILY(DPIO_PHY1)) &= ~BIT(30); in emulate_monitor_status_change()
283 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) |= in emulate_monitor_status_change()
285 vgpu_vreg_t(vgpu, BXT_PHY_CTL_FAMILY(DPIO_PHY1)) |= in emulate_monitor_status_change()
H A Dhandlers.c567 phy = DPIO_PHY1; in bxt_vgpu_get_dp_bitrate()
1913 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) &= in bxt_gt_disp_pwron_write()
1915 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) |= in bxt_gt_disp_pwron_write()
2789 MMIO_DH(BXT_PHY_CTL_FAMILY(DPIO_PHY1), D_BXT, in init_bxt_mmio_info()
2806 MMIO_DH(BXT_PORT_PCS_DW12_GRP(DPIO_PHY1, DPIO_CH0), D_BXT, in init_bxt_mmio_info()
2808 MMIO_DH(BXT_PORT_TX_DW3_LN(DPIO_PHY1, DPIO_CH0, 0), D_BXT, in init_bxt_mmio_info()