| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| H A D | dce_stream_encoder.h | 67 SRI(DIG_FE_CNTL, DIG, id), \
170 SE_SF(DIG_FE_CNTL, DIG_START, mask_sh),\
171 SE_SF(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, mask_sh),\
172 SE_SF(DIG_FE_CNTL, DIG_STEREOSYNC_GATE_EN, mask_sh),\
205 SE_SF(DIG_FE_CNTL, DIG_SOURCE_SELECT, mask_sh)
302 SE_SF(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, mask_sh),\
303 SE_SF(DIG_FE_CNTL, TMDS_COLOR_FORMAT, mask_sh),\
304 SE_SF(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, mask_sh),\
305 SE_SF(DIG_FE_CNTL, DIG_STEREOSYNC_GATE_EN, mask_sh)
312 SE_SF(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, mask_sh),\
[all …]
|
| H A D | dce_stream_encoder.c | 517 } else if (enc110->regs->DIG_FE_CNTL) { in dce110_stream_encoder_set_stream_attribute_helper()
520 REG_UPDATE(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, 1); in dce110_stream_encoder_set_stream_attribute_helper()
523 REG_UPDATE(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, 0); in dce110_stream_encoder_set_stream_attribute_helper()
526 REG_UPDATE(DIG_FE_CNTL, TMDS_COLOR_FORMAT, 0); in dce110_stream_encoder_set_stream_attribute_helper()
561 } else if (enc110->regs->DIG_FE_CNTL) { in dce110_stream_encoder_hdmi_set_stream_attribute()
990 REG_UPDATE(DIG_FE_CNTL, DIG_START, 1); in dce110_stream_encoder_dp_unblank()
1491 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, tg_inst); in setup_stereo_sync()
1492 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_GATE_EN, !enable); in setup_stereo_sync()
1504 REG_UPDATE(DIG_FE_CNTL, DIG_SOURCE_SELECT, tg_inst); in dig_connect_to_otg()
1516 REG_GET(DIG_FE_CNTL, DIG_SOURCE_SELECT, &tg_inst); in dig_source_otg()
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn10/ |
| H A D | dcn10_stream_encoder.c | 470 REG_UPDATE(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, 1); in enc1_stream_encoder_set_stream_attribute_helper()
473 REG_UPDATE(DIG_FE_CNTL, TMDS_PIXEL_ENCODING, 0); in enc1_stream_encoder_set_stream_attribute_helper()
476 REG_UPDATE(DIG_FE_CNTL, TMDS_COLOR_FORMAT, 0); in enc1_stream_encoder_set_stream_attribute_helper()
1006 REG_UPDATE(DIG_FE_CNTL, DIG_START, 1); in enc1_stream_encoder_dp_unblank()
1485 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, tg_inst); in enc1_setup_stereo_sync()
1486 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_GATE_EN, !enable); in enc1_setup_stereo_sync()
1495 REG_UPDATE(DIG_FE_CNTL, DIG_SOURCE_SELECT, tg_inst); in enc1_dig_connect_to_otg()
1504 REG_GET(DIG_FE_CNTL, DIG_SOURCE_SELECT, &tg_inst); in enc1_dig_source_otg()
|
| H A D | dcn10_stream_encoder.h | 54 SRI(DIG_FE_CNTL, DIG, id), \
129 uint32_t DIG_FE_CNTL; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn20/ |
| H A D | dcn20_stream_encoder.c | 404 REG_UPDATE(DIG_FE_CNTL, in enc2_set_dynamic_metadata()
420 REG_UPDATE(DIG_FE_CNTL, in enc2_set_dynamic_metadata()
519 REG_UPDATE(DIG_FE_CNTL, DIG_START, 1); in enc2_stream_encoder_dp_unblank()
524 REG_UPDATE(DIG_FE_CNTL, DIG_START, 0); in enc2_stream_encoder_dp_unblank()
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn30/ |
| H A D | dcn30_dio_stream_encoder.c | 560 REG_UPDATE(DIG_FE_CNTL, DIG_START, 1); in enc3_stream_encoder_dvi_set_stream_attribute()
564 REG_UPDATE(DIG_FE_CNTL, DIG_START, 0); in enc3_stream_encoder_dvi_set_stream_attribute()
606 REG_UPDATE(DIG_FE_CNTL, DIG_START, 1); in enc3_stream_encoder_hdmi_set_stream_attribute()
610 REG_UPDATE(DIG_FE_CNTL, DIG_START, 0); in enc3_stream_encoder_hdmi_set_stream_attribute()
|
| H A D | dcn30_dio_stream_encoder.h | 50 SRI(DIG_FE_CNTL, DIG, id), \
110 SRI(DIG_FE_CNTL, DIG, id), \
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn32/ |
| H A D | dcn32_dio_stream_encoder.c | 314 REG_WAIT(DIG_FE_CNTL, DIG_SYMCLK_FE_ON, 1, 10, 5000); in enc32_stream_encoder_dp_unblank()
401 REG_GET(DIG_FE_CNTL, DIG_SYMCLK_FE_ON, &is_symclk_on); in enc32_reset_fifo()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/ |
| H A D | dcn35_resource.h | 82 SRI_ARR(DIG_FE_CNTL, DIG, id), \
139 SRI_ARR(DIG_FE_CNTL, DIG, id), \
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn35/ |
| H A D | dcn35_dio_stream_encoder.h | 49 SRI(DIG_FE_CNTL, DIG, id), \
106 SRI(DIG_FE_CNTL, DIG, id), \
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn314/ |
| H A D | dcn314_dio_stream_encoder.h | 51 SRI(DIG_FE_CNTL, DIG, id), \
108 SRI(DIG_FE_CNTL, DIG, id), \
|
| H A D | dcn314_dio_stream_encoder.c | 59 REG_GET(DIG_FE_CNTL, DIG_SYMCLK_FE_ON, &is_symclk_on); in enc314_reset_fifo()
|