Home
last modified time | relevance | path

Searched refs:DIG_FE_CLK_CNTL (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dio/dcn35/
H A Ddcn35_dio_stream_encoder.c244 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_MODE, 2); in enc35_stream_encoder_enable()
248 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_MODE, 3); in enc35_stream_encoder_enable()
252 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_MODE, 5); in enc35_stream_encoder_enable()
258 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_MODE, 0); in enc35_stream_encoder_enable()
386 REG_GET(DIG_FE_CLK_CNTL, DIG_FE_SYMCLK_FE_G_CLOCK_ON, &is_symclk_on); in enc35_reset_fifo()
408 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_CLK_EN, 0); in enc35_disable_fifo()
416 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_CLK_EN, 1); in enc35_enable_fifo()
H A Ddcn35_dio_stream_encoder.h108 SRI(DIG_FE_CLK_CNTL, DIG, id), \
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn401/
H A Ddcn401_dio_stream_encoder.c408 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_MODE, 2); in enc401_stream_encoder_enable()
412 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_MODE, 3); in enc401_stream_encoder_enable()
416 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_MODE, 5); in enc401_stream_encoder_enable()
422 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_MODE, 0); in enc401_stream_encoder_enable()
429 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_CLK_EN, 1); in enc401_stream_encoder_enable()
433 REG_UPDATE(DIG_FE_CLK_CNTL, DIG_FE_CLK_EN, 0); in enc401_stream_encoder_enable()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/
H A Ddcn35_resource.h141 SRI_ARR(DIG_FE_CLK_CNTL, DIG, id), \
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn10/
H A Ddcn10_stream_encoder.h190 uint32_t DIG_FE_CLK_CNTL; member
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn401/
H A Ddcn401_resource.h220 SRI_ARR(DIG_FE_CLK_CNTL, DIG, id), \