Home
last modified time | relevance | path

Searched refs:DC_LOG_DEBUG (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn21/
H A Ddcn21_hubp.c262 DC_LOG_DEBUG("DML Validation | Running Validation"); in hubp21_validate_dml_output()
291 …DC_LOG_DEBUG("DML Validation | HUBPRET_CONTROL:DET_BUF_PLANE1_BASE_ADDRESS - Expected: %u Actual:… in hubp21_validate_dml_output()
294 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:DRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp21_validate_dml_output()
297 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:MRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp21_validate_dml_output()
300 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:DET_BUF_PLANE1_BASE_ADDRESS - Expected: %u Actu… in hubp21_validate_dml_output()
303 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:CRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp21_validate_dml_output()
307 DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:CHUNK_SIZE - Expected: %u Actual: %u\n", in hubp21_validate_dml_output()
310 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:MIN_CHUNK_SIZE - Expected: %u Actual: %u\… in hubp21_validate_dml_output()
313 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:META_CHUNK_SIZE - Expected: %u Actual: %u… in hubp21_validate_dml_output()
316 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:MIN_META_CHUNK_SIZE - Expected: %u Actual… in hubp21_validate_dml_output()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
H A Ddcn301_smu.c139 DC_LOG_DEBUG("%s %x\n", __func__, smu_version); in dcn301_smu_get_smu_version()
149 DC_LOG_DEBUG("%s(%d)\n", __func__, requested_dispclk_khz); in dcn301_smu_set_dispclk()
164 DC_LOG_DEBUG("%s %d\n", __func__, clk_mgr->base.dprefclk_khz / 1000); in dcn301_smu_set_dprefclk()
180 DC_LOG_DEBUG("%s(%d)\n", __func__, requested_dcfclk_khz); in dcn301_smu_set_hard_min_dcfclk()
194 DC_LOG_DEBUG("%s(%d)\n", __func__, requested_min_ds_dcfclk_khz); in dcn301_smu_set_min_deep_sleep_dcfclk()
208 DC_LOG_DEBUG("%s(%d)\n", __func__, requested_dpp_khz); in dcn301_smu_set_dppclk()
222 DC_LOG_DEBUG("%s(%x)\n", __func__, idle_info); in dcn301_smu_set_display_idle_optimization()
239 DC_LOG_DEBUG("%s(%d)\n", __func__, enable); in dcn301_smu_enable_phy_refclk_pwrdwn()
257 DC_LOG_DEBUG("%s(%x)\n", __func__, addr_high); in dcn301_smu_set_dram_addr_high()
265 DC_LOG_DEBUG("%s(%x)\n", __func__, addr_low); in dcn301_smu_set_dram_addr_low()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/
H A Ddcn20_hubp.c1377 DC_LOG_DEBUG("DML Validation | Running Validation"); in hubp2_validate_dml_output()
1407 …DC_LOG_DEBUG("DML Validation | HUBPRET_CONTROL:DET_BUF_PLANE1_BASE_ADDRESS - Expected: %u Actual:… in hubp2_validate_dml_output()
1410 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:DRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp2_validate_dml_output()
1413 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:MRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp2_validate_dml_output()
1416 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:DET_BUF_PLANE1_BASE_ADDRESS - Expected: %u Actu… in hubp2_validate_dml_output()
1419 …DC_LOG_DEBUG("DML Validation | DCN_EXPANSION_MODE:CRQ_EXPANSION_MODE - Expected: %u Actual: %u\n", in hubp2_validate_dml_output()
1423 DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:CHUNK_SIZE - Expected: %u Actual: %u\n", in hubp2_validate_dml_output()
1426 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:MIN_CHUNK_SIZE - Expected: %u Actual: %u\… in hubp2_validate_dml_output()
1429 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:META_CHUNK_SIZE - Expected: %u Actual: %u… in hubp2_validate_dml_output()
1432 …DC_LOG_DEBUG("DML Validation | DCHUBP_REQ_SIZE_CONFIG_C:MIN_META_CHUNK_SIZE - Expected: %u Actual… in hubp2_validate_dml_output()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dp_dpia_bw.c69 DC_LOG_DEBUG("reset usb4 bw alloc of link(%d)\n", link->link_index); in reset_bw_alloc_struct()
156 DC_LOG_DEBUG("%s: bw_granularity(%d), estimated_bw(%d)\n", in retrieve_usb4_dp_bw_allocation_info()
159 DC_LOG_DEBUG("%s: nrd_max_link_rate(%d), nrd_max_lane_count(%d)\n", in retrieve_usb4_dp_bw_allocation_info()
175 DC_LOG_DEBUG("%s: resetting BW alloc config for link(%d)\n", in dpia_bw_alloc_unplug()
231 DC_LOG_DEBUG("%s: link[%d] DPTX BW allocation mode enabled", __func__, link->link_index); in link_dpia_enable_usb4_dp_bw_alloc_mode()
256 …DC_LOG_DEBUG("%s: link[%d] failed to enable DPTX BW allocation mode", __func__, link->link_index); in link_dpia_enable_usb4_dp_bw_alloc_mode()
272 DC_LOG_DEBUG("%s: BW Allocation request succeeded on link(%d)", in link_dp_dpia_handle_bw_alloc_status()
277 DC_LOG_DEBUG("%s: BW Allocation request failed on link(%d) allocated/estimated BW=%d", in link_dp_dpia_handle_bw_alloc_status()
286 DC_LOG_DEBUG("%s: Granularity changed on link(%d) new granularity=%d", in link_dp_dpia_handle_bw_alloc_status()
293 DC_LOG_DEBUG("%s: Estimated BW changed on link(%d) new estimated BW=%d", in link_dp_dpia_handle_bw_alloc_status()
[all …]
H A Dlink_dp_dpia.c89 DC_LOG_DEBUG("%s: Link[%d] DP tunneling support (RouterId=%d AdapterId=%d) " in dpcd_get_tunneling_device_data()
129 DC_LOG_DEBUG("%s: for link(%d) dpia(%d) success, current_hpd_status(%d) new_hpd_status(%d)\n", in dpia_query_hpd_status()
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc_dmub_srv.c287 DC_LOG_DEBUG("No reply for DMUB command: status=%d\n", status); in dc_dmub_srv_wait_for_idle()
973 DC_LOG_DEBUG("DMCUB STATE:"); in dc_dmub_srv_log_diagnostic_data()
974 DC_LOG_DEBUG(" dmcub_version : %08x", dc_dmub_srv->dmub->debug.dmcub_version); in dc_dmub_srv_log_diagnostic_data()
975 DC_LOG_DEBUG(" scratch [0] : %08x", dc_dmub_srv->dmub->debug.scratch[0]); in dc_dmub_srv_log_diagnostic_data()
976 DC_LOG_DEBUG(" scratch [1] : %08x", dc_dmub_srv->dmub->debug.scratch[1]); in dc_dmub_srv_log_diagnostic_data()
977 DC_LOG_DEBUG(" scratch [2] : %08x", dc_dmub_srv->dmub->debug.scratch[2]); in dc_dmub_srv_log_diagnostic_data()
978 DC_LOG_DEBUG(" scratch [3] : %08x", dc_dmub_srv->dmub->debug.scratch[3]); in dc_dmub_srv_log_diagnostic_data()
979 DC_LOG_DEBUG(" scratch [4] : %08x", dc_dmub_srv->dmub->debug.scratch[4]); in dc_dmub_srv_log_diagnostic_data()
980 DC_LOG_DEBUG(" scratch [5] : %08x", dc_dmub_srv->dmub->debug.scratch[5]); in dc_dmub_srv_log_diagnostic_data()
981 DC_LOG_DEBUG(" scratch [6] : %08x", dc_dmub_srv->dmub->debug.scratch[6]); in dc_dmub_srv_log_diagnostic_data()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/pg/dcn35/
H A Ddcn35_pg_cntl.c229 DC_LOG_DEBUG("HUBP DPP instance %d, power %s", hubp_dpp_inst, in pg_cntl35_hubp_dpp_pg_control()
500 DC_LOG_DEBUG("%s: %s", debug_func, debug_log); in pg_cntl35_print_pg_status()
502 DC_LOG_DEBUG("PG_CNTL status:\n"); in pg_cntl35_print_pg_status()
505 DC_LOG_DEBUG("ONO0=%d (DCCG, DIO, DCIO)\n", block_enabled ? 1 : 0); in pg_cntl35_print_pg_status()
508 DC_LOG_DEBUG("ONO1=%d (DCHUBBUB, DCHVM, DCHUBBUBMEM)\n", block_enabled ? 1 : 0); in pg_cntl35_print_pg_status()
511 DC_LOG_DEBUG("ONO2=%d (MPC, OPP, OPTC, DWB)\n", block_enabled ? 1 : 0); in pg_cntl35_print_pg_status()
514 DC_LOG_DEBUG("ONO3=%d (HPO)\n", block_enabled ? 1 : 0); in pg_cntl35_print_pg_status()
518 DC_LOG_DEBUG("ONO%d=%d (DCHUBP%d, DPP%d)\n", 4 + i * 2, block_enabled ? 1 : 0, i, i); in pg_cntl35_print_pg_status()
521 DC_LOG_DEBUG("ONO%d=%d (DSC%d)\n", 5 + i * 2, block_enabled ? 1 : 0, i); in pg_cntl35_print_pg_status()
/linux/drivers/gpu/drm/amd/display/dc/dio/dcn10/
H A Ddcn10_stream_encoder.c515 DC_LOG_DEBUG("HDMI source set to 24BPP deep color depth\n"); in enc1_stream_encoder_hdmi_set_stream_attribute()
522 DC_LOG_DEBUG("HDMI source 30BPP deep color depth" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
528 DC_LOG_DEBUG("HDMI source 30BPP deep color depth" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
537 DC_LOG_DEBUG("HDMI source 36BPP deep color depth" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
543 DC_LOG_DEBUG("HDMI source 36BPP deep color depth" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
551 DC_LOG_DEBUG("HDMI source deep color depth enabled in" \ in enc1_stream_encoder_hdmi_set_stream_attribute()
/linux/drivers/gpu/drm/amd/display/dc/dccg/dcn35/
H A Ddcn35_dccg.c1152 DC_LOG_DEBUG("%s: dpp_inst(%d) DPPCLK_EN = %d\n", __func__, dpp_inst, enable); in dcn35_set_dppclk_enable()
1423 …DC_LOG_DEBUG("%s: OTG%d DTBCLK DTO enabled: pixclk_khz=%d, ref_dtbclk_khz=%d, req_dtbclk_khz=%d, p… in dccg35_set_dtbclk_dto()
1453 DC_LOG_DEBUG("%s: OTG%d DTBCLK DTO disabled\n", __func__, params->otg_inst); in dccg35_set_dtbclk_dto()
1498 DC_LOG_DEBUG("%s: dp_hpo_inst(%d) DPSTREAMCLK_EN = %d, DPSTREAMCLK_SRC_SEL = %d\n", in dccg35_set_dpstreamclk()
1535 DC_LOG_DEBUG("%s: dp_hpo_inst(%d) DPSTREAMCLK_ROOT_GATE_DISABLE = %d\n", in dccg35_set_dpstreamclk_root_clock_gating()
1576 …DC_LOG_DEBUG("%s: dpp_inst(%d) PHYESYMCLK_ROOT_GATE_DISABLE: %d\n", __func__, phy_inst, enable ? 0… in dccg35_set_physymclk_root_clock_gating()
1649 DC_LOG_DEBUG("%s: phy_inst(%d) PHYxSYMCLK_EN = %d, PHYxSYMCLK_SRC_SEL = %d\n", in dccg35_set_physymclk()
1698 DC_LOG_DEBUG("%s: dpp_inst(%d) clock_on = %d\n", __func__, dpp_inst, clock_on); in dccg35_dpp_root_clock_control()
1777 DC_LOG_DEBUG("%s: OTG%d SYMCLK32_LE disabled and root clock gating disabled\n", in dccg35_init()
1791 DC_LOG_DEBUG("%s: OTG%d DPSTREAMCLK disabled and root clock gating disabled\n", in dccg35_init()
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc.c1800 DC_LOG_DEBUG("boot timing validation failed due to force_odm_combine\n"); in dc_validate_boot_timing()
1806 DC_LOG_DEBUG("boot timing validation failed due to disabled DIG\n"); in dc_validate_boot_timing()
1813 DC_LOG_DEBUG("boot timing validation failed due to unknown DIG engine ID\n"); in dc_validate_boot_timing()
1830 DC_LOG_DEBUG("boot timing validation failed due to timing generator instance not found\n"); in dc_validate_boot_timing()
1835 DC_LOG_DEBUG("boot timing validation failed due to invalid timing generator count\n"); in dc_validate_boot_timing()
1840 DC_LOG_DEBUG("boot timing validation failed due to non-preferred timing generator\n"); in dc_validate_boot_timing()
1847 DC_LOG_DEBUG("boot timing validation failed due to missing get_hw_timing callback\n"); in dc_validate_boot_timing()
1852 DC_LOG_DEBUG("boot timing validation failed due to failed get_hw_timing return\n"); in dc_validate_boot_timing()
1857 DC_LOG_DEBUG("boot timing validation failed due to h_total mismatch\n"); in dc_validate_boot_timing()
1862 DC_LOG_DEBUG("boot timing validation failed due to h_border_left mismatch\n"); in dc_validate_boot_timing()
[all …]
H A Ddc_link_enc_cfg.c410 DC_LOG_DEBUG("%s: CUR %s(%d) - enc_id(%d)\n", in link_enc_cfg_link_encs_assign()
423 DC_LOG_DEBUG("%s: NEW %s(%d) - enc_id(%d)\n", in link_enc_cfg_link_encs_assign()
743 DC_LOG_DEBUG("%s: current_state(%p) mode(%d)\n", __func__, current_state, LINK_ENC_CFG_TRANSIENT); in link_enc_cfg_set_transient_mode()
/linux/drivers/gpu/drm/amd/display/include/
H A Dlogger_types.h33 #define DC_LOG_DEBUG(...) drm_dbg((DC_LOGGER)->dev, __VA_ARGS__) macro
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_smu.c148 DC_LOG_DEBUG("Watermarks table not configured properly by SMU"); in dcn314_smu_send_msg_with_param()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_smu.c132 DC_LOG_DEBUG("Watermarks table not configured properly by SMU"); in dcn31_smu_send_msg_with_param()
/linux/drivers/gpu/drm/amd/display/dc/link/
H A Dlink_dpms.c508 DC_LOG_DEBUG("Set retimer failed"); in write_i2c_retimer_setting()
631 DC_LOG_DEBUG("Set default retimer failed"); in write_i2c_default_retimer_setting()
660 DC_LOG_DEBUG("Set redriver failed"); in write_i2c_redriver_setting()
1412 DC_LOG_DEBUG("Unknown encoding format\n"); in deallocate_mst_payload()
2279 DC_LOG_DEBUG("%s, remote_sink=%s, request_bw=%d\n", __func__, in allocate_usb4_bandwidth_for_stream()
2529 DC_LOG_DEBUG("%s, Link%d HPD is pending, not enable it.\n", __func__, link->link_index); in link_set_dpms_on()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn31/
H A Ddcn31_hwseq.c607 DC_LOG_DEBUG("Reset back end for pipe %d, tg:%d\n", in dcn31_reset_back_end_for_pipe()
/linux/drivers/gpu/drm/amd/display/dc/hubbub/dcn31/
H A Ddcn31_hubbub.c106 DC_LOG_DEBUG("Set DET%d to %d segments\n", hubp_inst, det_size_segments); in dcn31_program_det_size()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_hwseq.c1029 DC_LOG_DEBUG( in power_on_plane_resources()
1346 DC_LOG_DEBUG("Reset back end for pipe %d, tg:%d\n", in dcn10_reset_back_end_for_pipe()
1510 DC_LOG_DEBUG( in dcn10_plane_atomic_power_down()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c2047 DC_LOG_DEBUG("Reset back end for pipe %d, tg:%d\n", in dcn401_reset_back_end_for_pipe()
2979 DC_LOG_DEBUG( in dcn401_plane_atomic_power_down()
3075 DC_LOG_DEBUG("Power gated front end %d\n", hubp->inst); in dcn401_plane_atomic_power_down_sequence()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn301/
H A Ddcn301_resource.c1635 DC_LOG_DEBUG("%s: fusing pipe %d\n", __func__, i); in dcn301_resource_construct()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c1292 DC_LOG_DEBUG( in dcn20_power_on_plane_resources()
2885 DC_LOG_DEBUG("Reset back end for pipe %d, tg:%d\n", in dcn20_reset_back_end_for_pipe()