Home
last modified time | relevance | path

Searched refs:CP_MQD_CONTROL (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v11_0.c1149 tmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0); in mes_v11_0_mqd_init()
1240 data = REG_SET_FIELD(data, CP_MQD_CONTROL, VMID, 0); in mes_v11_0_queue_init_register()
H A Dmes_v12_0.c1307 tmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0); in mes_v12_0_mqd_init()
1405 data = REG_SET_FIELD(data, CP_MQD_CONTROL, VMID, 0); in mes_v12_0_queue_init_register()
H A Dgfx_v12_0.c3169 tmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0); in gfx_v12_0_compute_mqd_init()
H A Dgfx_v11_0.c4298 tmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0); in gfx_v11_0_compute_mqd_init()
H A Dgfx_v10_0.c6964 tmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0); in gfx_v10_0_compute_mqd_init()
/linux/drivers/gpu/drm/radeon/
H A Dcikd.h1542 #define CP_MQD_CONTROL 0xC99C macro
H A Dcik.c4646 mqd->queue_state.cp_mqd_control = RREG32(CP_MQD_CONTROL); in cik_cp_compute_resume()
4648 WREG32(CP_MQD_CONTROL, mqd->queue_state.cp_mqd_control); in cik_cp_compute_resume()