Home
last modified time | relevance | path

Searched refs:CLK_RTC_32K (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/clk/sunxi-ng/
H A Dccu-sun6i-rtc.h11 #define CLK_RTC_32K 6 macro
13 #define CLK_NUMBER (CLK_RTC_32K + 1)
H A Dccu-sun6i-rtc.c292 [CLK_RTC_32K] = &rtc_32k_clk.common.hw,
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3566-powkiddy-rk2023.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-powkiddy-rgb30.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-powkiddy-rgb10max3.dts20 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-powkiddy-rgb20sx.dts46 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-anbernic-rg353x.dtsi81 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-box-demo.dts73 clocks = <&pmucru CLK_RTC_32K>;
451 clocks = <&pmucru CLK_RTC_32K>;
H A Drk3568-photonicat.dts226 clocks = <&pmucru CLK_RTC_32K>;
501 clocks = <&pmucru CLK_RTC_32K>;
H A Drk3566-anbernic-rg-arc.dtsi79 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-anbernic-rg503.dts170 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-pinetab2.dtsi264 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3566-powkiddy-x55.dts351 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk3568-anbernic-rg-ds.dts490 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
H A Drk356x-base.dtsi400 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>, <&pmucru PLL_PPLL>;
/linux/include/dt-bindings/clock/
H A Drockchip,rk3562-cru.h285 #define CLK_RTC_32K 273 macro
H A Drk3568-cru.h18 #define CLK_RTC_32K 5 macro
/linux/drivers/clk/rockchip/
H A Dclk-rk3562.c203 MUX(CLK_RTC_32K, "clk_rtc_32k", clk_rtc32k_pmu_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
H A Dclk-rk3568.c431 MUX(CLK_RTC_32K, "clk_rtc_32k", clk_rtc32k_pmu_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,