| /linux/arch/arm64/boot/dts/exynos/ |
| H A D | exynos7885-jackpotlte.dts | 3 * Samsung Galaxy A8 2018 (jackpotlte/SM-A530F) device tree source 16 model = "Samsung Galaxy A8 (2018)";
|
| /linux/Documentation/admin-guide/device-mapper/ |
| H A D | dm-raid.rst | 129 A4 A4 A5 A6 A6 A7 A7 A8 A8 145 A3 A4 A4 A5 A6 A5 A6 A7 A8 146 A5 A6 A7 A8 A9 A9 A10 A11 A12 149 A4 A3 A6 A4 A5 A6 A5 A8 A7 150 A6 A5 A9 A7 A8 A10 A9 A12 A11 162 A3 A4 A4 A5 A6 A5 A6 A7 A8 163 A4 A3 A6 A4 A5 A6 A5 A8 A7 164 A5 A6 A7 A8 A9 A9 A10 A11 A12 165 A6 A5 A9 A7 A8 A10 A9 A12 A11
|
| /linux/arch/arm64/boot/dts/apple/ |
| H A D | t7000-common.dtsi | 5 * This file contains parts common to all Apple A8 devices.
|
| H A D | t7000.dtsi | 3 * Apple T7000 "A8" SoC 281 /* Note that A8 doesn't actually have a hypervisor (EL2 is not implemented). */
|
| H A D | t7000-pmgr.dtsi | 3 * PMGR Power domains for the Apple T7000 "A8" SoC
|
| /linux/arch/arm/mach-versatile/ |
| H A D | Kconfig | 215 bool "Support RealView(R) Platform Baseboard for Cortex(tm)-A8 platform" 219 Cortex(tm)-A8. This platform has an on-board Cortex-A8 and has
|
| /linux/arch/arm/boot/dts/arm/ |
| H A D | arm-realview-pba8.dts | 27 model = "ARM RealView Platform Baseboard for Cortex-A8";
|
| /linux/Documentation/ABI/stable/ |
| H A D | sysfs-class-tpm | 139 A7 1F 3C A8 D0 12 15 3E CA 0E BD FA 24 CD 33 C6 144 F7 02 71 CF 15 AE 16 DD D1 C1 8E A8 CF 9B 50 7B
|
| /linux/Documentation/arch/arm/ |
| H A D | sunxi.rst | 20 * ARM Cortex-A8 based SoCs
|
| /linux/lib/crypto/arm/ |
| H A D | sha1-armv4-large.S | 50 @ issue Cortex A8 core was measured to process input block in 56 @ Cortex A8 core and in absolute terms ~870 cycles per input block 62 @ improvement on Cortex A8 core and 12.2 cycles per byte.
|
| /linux/drivers/pinctrl/aspeed/ |
| H A D | pinctrl-aspeed-g4.c | 469 #define A8 56 macro 472 SIG_EXPR_LIST_DECL_DUAL(A8, ROMD8, ROM16, ROM16S); 473 SIG_EXPR_LIST_DECL_SINGLE(A8, NCTS6, NCTS6, UART6_DESC); 474 PIN_DECL_2(A8, GPIOH0, ROMD8, NCTS6); 525 FUNC_GROUP_DECL(UART6, A8, C7, B7, A7, D7, B6, A6, E7); 1853 A8, C7, B7, A7, D7, B6, A6, E7, W21, Y22, U19, R22, P18, P19, 1924 ASPEED_PINCTRL_PIN(A8), 2452 ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, A8, E7, SCU8C, 23), 2453 ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE, A8, E7, SCU8C, 23),
|
| H A D | pinctrl-aspeed-g5.c | 1858 #define A8 233 macro 1859 SIG_EXPR_LIST_DECL_SINGLE(A8, USB2AHDN, USB2AH, SIG_DESC_SET(SCU90, 29)); 1860 SIG_EXPR_LIST_DECL_SINGLE(A8, USB2ADDN, USB2AD, SIG_DESC_BIT(SCU90, 29, 0)); 1861 PIN_DECL_(A8, SIG_EXPR_LIST_PTR(A8, USB2AHDN), SIG_EXPR_LIST_PTR(A8, USB2ADDN)); 1863 FUNC_GROUP_DECL(USB2AH, A7, A8); 1864 FUNC_GROUP_DECL(USB2AD, A7, A8); 1920 ASPEED_PINCTRL_PIN(A8),
|
| /linux/Documentation/hwmon/ |
| H A D | k10temp.rst | 20 * AMD Family 12h processors: "Llano" (E2/A4/A6/A8-Series)
|
| /linux/Documentation/admin-guide/media/ |
| H A D | visl.rst | 163 00000040: e8c3 4320 b4ba a226 cbc1 4138 3a12 32d6 ..C ...&..A8:.2.
|
| /linux/arch/arm/mm/ |
| H A D | proc-v7.S | 501 ldr r10, =0x00000c08 @ Cortex-A8 primary part number 591 @ Cortex-A8 - always needs bpiall switch_mm implementation
|
| /linux/arch/arm64/boot/dts/ti/ |
| H A D | k3-j7200-som-p0.dtsi | 79 J721E_WKUP_IOPAD(0x24, PIN_INPUT, 1) /* (A8) MCU_OSPI0_D6.MCU_HYPERBUS0_DQ6 */
|
| H A D | k3-am625-beagleplay.dts | 518 AM62X_MCU_IOPAD(0x0044, PIN_INPUT, 0) /* (A8) MCU_I2C0_SCL */
|
| H A D | k3-am642-tqma64xxl-mbax4xxl.dts | 1039 /* (A8) MCU_UART0_TXD */
|
| /linux/arch/arm/boot/dts/aspeed/ |
| H A D | aspeed-bmc-opp-zaius.dts | 470 pins = "A8", "C7", "B7", "A7", "D7", "B6", "A6", "E7";
|
| /linux/arch/arm64/boot/dts/amlogic/ |
| H A D | meson-libretech-cottonwood.dtsi | 260 * DO: 13/A8
|
| /linux/arch/arm/boot/dts/st/ |
| H A D | ste-dbx5x0-pinctrl.dtsi | 457 /* MC2 without feedback clock on A8 */
|
| /linux/arch/arm/ |
| H A D | Kconfig | 560 This option enables the workaround for the 430973 Cortex-A8 564 to physical address re-mapping, Cortex-A8 does not recover from the 565 stale interworking branch prediction. This results in Cortex-A8 577 This option enables the workaround for the 458693 Cortex-A8 (r2p0) 593 This option enables the workaround for the 460075 Cortex-A8 (r2p0)
|
| /linux/Documentation/block/ |
| H A D | bfq-iosched.rst | 46 - AMD A8-3850: 250 KIOPS 55 - AMD A8-3850: 200 KIOPS
|
| /linux/arch/m68k/fpsp040/ |
| H A D | bindec.S | 61 | A8. Clr INEX; Force RZ.
|
| /linux/drivers/pinctrl/renesas/ |
| H A D | pfc-r8a77970.c | 171 #define IP1_3_0 FM(DU_DG4) F_(0, 0) F_(0, 0) FM(A8) FM(FSO_CFE_0_N_A) F_(0, 0) F_(0, 0) F_(0, … 427 PINMUX_IPSR_GPSR(IP1_3_0, A8),
|