Searched hist:f454a54f3bf95920d236ad893344141085db061a (Results 1 – 1 of 1) sorted by relevance
| /qemu/accel/tcg/ |
| H A D | user-exec.c | f454a54f3bf95920d236ad893344141085db061a Tue Jan 29 11:46:04 UTC 2019 Peter Maydell <peter.maydell@linaro.org> accel/tcg/user-exec: Don't parse aarch64 insns to test for read vs write
In cpu_signal_handler() for aarch64 hosts, currently we parse
the faulting instruction to see if it is a load or a store.
Since the 3.16 kernel (~2014), the kernel has provided us with
the syndrome register for a fault, which includes the WnR bit.
Use this instead if it is present, only falling back to
instruction parsing if not.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20190108180014.32386-1-peter.maydell@linaro.org
|