Searched hist:cb4e642cfa1e6db59448978ba4c00c6f1c4fb8bd (Results 1 – 1 of 1) sorted by relevance
| /qemu/hw/cxl/ |
| H A D | cxl-component-utils.c | cb4e642cfa1e6db59448978ba4c00c6f1c4fb8bd Thu Mar 02 13:37:07 UTC 2023 Jonathan Cameron <Jonathan.Cameron@huawei.com> hw/cxl: Fix endian issues in CXL RAS capability defaults / masks
As these are about to be modified, fix the endian handle for
this set of registers rather than making it worse.
Note that CXL is currently only supported in QEMU on
x86 (arm64 patches out of tree) so we aren't going to yet hit
an problems with big endian. However it is good to avoid making
things worse for that support in the future.
Reviewed-by: Dave Jiang <dave.jiang@intel.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Message-Id: <20230302133709.30373-7-Jonathan.Cameron@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
Reviewed-by: Fan Ni <fan.ni@samsung.com>
|