Home
last modified time | relevance | path

Searched hist:c9c0b0ba1e1134a8dcf386474a4c85718b6fe1d2 (Results 1 – 2 of 2) sorted by relevance

/linux/arch/riscv/include/asm/
H A DKbuildc9c0b0ba1e1134a8dcf386474a4c85718b6fe1d2 Wed Mar 16 23:11:33 UTC 2022 Palmer Dabbelt <palmer@rivosinc.com> RISC-V: Move to queued RW locks

Now that we have fair spinlocks we can use the generic queued rwlocks,
so we might as well do so.

Reviewed-by: Arnd Bergmann <arnd@arndb.de>
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
/linux/arch/riscv/
H A DKconfigc9c0b0ba1e1134a8dcf386474a4c85718b6fe1d2 Wed Mar 16 23:11:33 UTC 2022 Palmer Dabbelt <palmer@rivosinc.com> RISC-V: Move to queued RW locks

Now that we have fair spinlocks we can use the generic queued rwlocks,
so we might as well do so.

Reviewed-by: Arnd Bergmann <arnd@arndb.de>
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>