Home
last modified time | relevance | path

Searched hist:"8124 f819d0be0f4953878d07f16edd96e574ab1d" (Results 1 – 1 of 1) sorted by relevance

/qemu/hw/intc/
H A Driscv_aclint.c8124f819d0be0f4953878d07f16edd96e574ab1d Wed Apr 20 08:09:00 UTC 2022 Jim Shu <jim.shu@sifive.com> hw/intc: riscv_aclint: Add reset function of ACLINT devices

This commit implements reset function of all ACLINT devices.
ACLINT device reset will clear MTIME and MSIP register to 0.

Depend on RISC-V ACLINT spec v1.0-rc4:
https://github.com/riscv/riscv-aclint/blob/v1.0-rc4/riscv-aclint.adoc

Signed-off-by: Jim Shu <jim.shu@sifive.com>
Reviewed-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20220420080901.14655-5-frank.chang@sifive.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>