Searched hist:"5 e761bd6136bdc67f7283118af8ab9e0a43f1867" (Results 1 – 2 of 2) sorted by relevance
| /qemu/disas/ |
| H A D | riscv.h | 5e761bd6136bdc67f7283118af8ab9e0a43f1867 Tue Oct 08 22:49:58 UTC 2024 Deepak Gupta <debug@rivosinc.com> disas/riscv: enable `lpad` disassembly
Signed-off-by: Deepak Gupta <debug@rivosinc.com>
Co-developed-by: Jim Shu <jim.shu@sifive.com>
Co-developed-by: Andy Chiu <andy.chiu@sifive.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-ID: <20241008225010.1861630-9-debug@rivosinc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
|
| H A D | riscv.c | 5e761bd6136bdc67f7283118af8ab9e0a43f1867 Tue Oct 08 22:49:58 UTC 2024 Deepak Gupta <debug@rivosinc.com> disas/riscv: enable `lpad` disassembly
Signed-off-by: Deepak Gupta <debug@rivosinc.com>
Co-developed-by: Jim Shu <jim.shu@sifive.com>
Co-developed-by: Andy Chiu <andy.chiu@sifive.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-ID: <20241008225010.1861630-9-debug@rivosinc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
|