Searched hist:"4 d46d84ea7fbb694125b95c88e788caf6cd039fa" (Results 1 – 1 of 1) sorted by relevance
| /qemu/disas/ |
| H A D | riscv.c | 4d46d84ea7fbb694125b95c88e788caf6cd039fa Fri Jul 05 16:53:16 UTC 2024 Balaji Ravikumar <bravikumar@rivosinc.com> disas/riscv: Add decode for Zawrs extension
Add disassembly support for these instructions from Zawrs:
* wrs.sto
* wrs.nto
Signed-off-by: Balaji Ravikumar <bravikumar@rivosinc.com>
Signed-off-by: Rob Bradford <rbradford@rivosinc.com>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Message-ID: <20240705165316.127494-1-rbradford@rivosinc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
|