Home
last modified time | relevance | path

Searched hist:"38 dc12947ec9106237f9cdbd428792c985cd86ae" (Results 1 – 11 of 11) sorted by relevance

/qemu/include/tcg/
H A Dtcg-op-gvec.h38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
H A Dtcg-opc.h38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
H A Dtcg-op.h38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
H A Dtcg.h38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
/qemu/accel/tcg/
H A Dtcg-runtime-gvec.c38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
H A Dtcg-runtime.h38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
/qemu/tcg/
H A Dtcg-op-vec.c38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
H A Dtcg-op-gvec.c38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
H A Dtcg.c38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
/qemu/tcg/aarch64/
H A Dtcg-target.h38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
/qemu/tcg/i386/
H A Dtcg-target.h38dc12947ec9106237f9cdbd428792c985cd86ae Tue Apr 30 18:02:23 UTC 2019 Richard Henderson <richard.henderson@linaro.org> tcg: Add support for vector bitwise select

This operation performs d = (b & a) | (c & ~a), and is present
on a majority of host vector units. Include gvec expanders.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>