Home
last modified time | relevance | path

Searched +full:vdd +full:- +full:l (Results 1 – 25 of 73) sorted by relevance

123

/linux-6.8/Documentation/devicetree/bindings/regulator/
Dqcom,rpmh-regulator.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/regulator/qcom,rpmh-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
11 - Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
14 rpmh-regulator devices support PMIC regulator management via the Voltage
22 It is used for clock buffers, low-voltage switches, and LDO/SMPS regulators
37 For PM6150, smps1 - smps5, ldo1 - ldo19
38 For PM6150L, smps1 - smps8, ldo1 - ldo11, bob
[all …]
/linux-6.8/Documentation/devicetree/bindings/clock/
Dti,cdce925.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexander Stein <alexander.stein@ew.tq-group.com>
15 - CDCE(L)913: 1-PLL, 3 Outputs https://www.ti.com/product/cdce913
16 - CDCE(L)925: 2-PLL, 5 Outputs https://www.ti.com/product/cdce925
17 - CDCE(L)937: 3-PLL, 7 Outputs https://www.ti.com/product/cdce937
18 - CDCE(L)949: 4-PLL, 9 Outputs https://www.ti.com/product/cdce949
23 - ti,cdce913
24 - ti,cdce925
[all …]
/linux-6.8/arch/arm64/boot/dts/qcom/
Dsdm845-cheza.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
25 stdout-path = "serial0:115200n8";
29 compatible = "pwm-backlight";
31 enable-gpios = <&tlmm 37 GPIO_ACTIVE_HIGH>;
32 power-supply = <&ppvar_sys>;
33 pinctrl-names = "default";
34 pinctrl-0 = <&ap_edp_bklten>;
37 /* FIXED REGULATORS - parents above children */
[all …]
Dsdm850-samsung-w737.dts1 // SPDX-License-Identifier: BSD-3-Clause
8 /dts-v1/;
10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
11 #include <dt-bindings/input/gpio-keys.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
14 #include <dt-bindings/sound/qcom,q6afe.h>
15 #include <dt-bindings/sound/qcom,q6asm.h>
17 #include "sdm845-wcd9340.dtsi"
24 /delete-node/ &qseecom_mem;
[all …]
Dsc7280-crd-r3.dts1 // SPDX-License-Identifier: BSD-3-Clause
8 /dts-v1/;
10 #include "sc7280-idp.dtsi"
11 #include "sc7280-idp-ec-h1.dtsi"
14 model = "Qualcomm Technologies, Inc. sc7280 CRD platform (rev3 - 4)";
15 compatible = "qcom,sc7280-crd",
16 "google,hoglin-rev3", "google,hoglin-rev4",
17 "google,piglin-rev3", "google,piglin-rev4",
25 stdout-path = "serial0:115200n8";
30 regulators-2 {
[all …]
Dsc7180-trogdor.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/gpio-keys.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include <dt-bindings/sound/sc7180-lpass.h>
16 #include "sc7180-firmware-tfa.dtsi"
22 thermal-zones {
23 charger_thermal: charger-thermal {
[all …]
Dsm8250-xiaomi-pipa.dts1 // SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
6 /dts-v1/;
8 #include <dt-bindings/arm/qcom,ids.h>
9 #include <dt-bindings/phy/phy.h>
10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
21 /delete-node/ &adsp_mem;
22 /delete-node/ &cdsp_secure_heap;
23 /delete-node/ &slpi_mem;
24 /delete-node/ &spss_mem;
25 /delete-node/ &xbl_aop_mem;
[all …]
Dsm8250-xiaomi-elish-common.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/arm/qcom,ids.h>
7 #include <dt-bindings/phy/phy.h>
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
9 #include <dt-bindings/usb/pd.h>
20 /delete-node/ &adsp_mem;
21 /delete-node/ &cdsp_secure_heap;
22 /delete-node/ &slpi_mem;
23 /delete-node/ &spss_mem;
24 /delete-node/ &xbl_aop_mem;
[all …]
Dsc7280-herobrine.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
16 #include <dt-bindings/input/gpio-keys.h>
17 #include <dt-bindings/input/input.h>
18 #include <dt-bindings/leds/common.h>
20 #include "sc7280-qcard.dtsi"
21 #include "sc7280-chrome-common.dtsi"
25 stdout-path = "serial0:115200n8";
38 ppvar_sys: ppvar-sys-regulator {
39 compatible = "regulator-fixed";
40 regulator-name = "ppvar_sys";
[all …]
Dqrb5165-rb5.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/leds/common.h>
9 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
10 #include <dt-bindings/sound/qcom,q6afe.h>
11 #include <dt-bindings/sound/qcom,q6asm.h>
12 #include <dt-bindings/usb/pd.h>
20 compatible = "qcom,qrb5165-rb5", "qcom,sm8250";
21 qcom,msm-id = <455 0x20001>;
22 qcom,board-id = <11 3>;
[all …]
Dapq8096-db820c.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2014-2016, The Linux Foundation. All rights reserved.
6 /dts-v1/;
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/leds/common.h>
14 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
15 #include <dt-bindings/sound/qcom,q6afe.h>
16 #include <dt-bindings/sound/qcom,q6asm.h>
17 #include <dt-bindings/sound/qcom,wcd9335.h>
[all …]
Dmsm8998-fxtec-pro1.dts1 // SPDX-License-Identifier: BSD-3-Clause
7 /dts-v1/;
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/leds/common.h>
11 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
20 chassis-type = "handset";
21 qcom,board-id = <0x02000b 0x10>;
29 * Until we hook up type-c detection, we
32 extcon_usb: extcon-usb {
33 compatible = "linux,extcon-usb-gpio";
[all …]
/linux-6.8/Documentation/devicetree/bindings/iio/adc/
Dti,lmp92064.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Leonard Göhrs <l.goehrs@pengutronix.de>
22 - ti,lmp92064
27 vdd-supply:
30 vdig-supply:
34 shunt-resistor-micro-ohms:
40 reset-gpios:
44 - compatible
[all …]
/linux-6.8/drivers/video/backlight/
Dcorgi_lcd.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (c) 2004-2006 Richard Purdie
43 #define POWER1_GVSS_ON 0x02 /* GVSS(-8V) Power Supply ON */
44 #define POWER1_VDD_ON 0x04 /* VDD(8V),SVSS(-4V) Power Supply ON */
47 #define POWER1_GVSS_OFF 0x00 /* GVSS(-8V) Power Supply OFF */
48 #define POWER1_VDD_OFF 0x00 /* VDD(8V),SVSS(-4V) Power Supply OFF */
176 .tx_buf = lcd->buf, in corgi_ssp_lcdtg_send()
179 lcd->buf[0] = ((adrs & 0x07) << 5) | (data & 0x1f); in corgi_ssp_lcdtg_send()
183 return spi_sync(lcd->spi_dev, &msg); in corgi_ssp_lcdtg_send()
225 /* VDD(+8V), SVSS(-4V) ON */ in corgi_lcd_power_on()
[all …]
/linux-6.8/arch/arm64/boot/dts/rockchip/
Drk3399-orangepi.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "dt-bindings/pwm/pwm.h"
9 #include "dt-bindings/input/input.h"
10 #include <dt-bindings/interrupt-controller/irq.h>
11 #include "dt-bindings/usb/pd.h"
13 #include "rk3399-opp.dtsi"
17 compatible = "rockchip,rk3399-orangepi", "rockchip,rk3399";
27 stdout-path = "serial2:1500000n8";
30 clkin_gmac: external-gmac-clock {
[all …]
Drk3566-box-demo.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/pinctrl/rockchip.h>
13 #include <dt-bindings/soc/rockchip,vop2.h>
18 compatible = "rockchip,rk3566-box-demo", "rockchip,rk3566";
28 stdout-path = "serial2:1500000n8";
31 gmac1_clkin: external-gmac1-clock {
32 compatible = "fixed-clock";
[all …]
Drk3566-pinenote.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 #include <dt-bindings/gpio/gpio.h>
4 #include <dt-bindings/input/gpio-keys.h>
5 #include <dt-bindings/input/input.h>
6 #include <dt-bindings/leds/common.h>
7 #include <dt-bindings/pinctrl/rockchip.h>
17 stdout-path = "serial2:1500000n8";
20 adc-keys {
21 compatible = "adc-keys";
22 io-channels = <&saradc 0>;
[all …]
Drk3328-nanopi-r2s.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright (c) 2020 David Bauer <mail@david-bauer.net>
6 /dts-v1/;
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/gpio/gpio.h>
14 compatible = "friendlyarm,nanopi-r2s", "rockchip,rk3328";
23 stdout-path = "serial2:1500000n8";
26 gmac_clk: gmac-clock {
27 compatible = "fixed-clock";
28 clock-frequency = <125000000>;
[all …]
Drk3328-orangepi-r1-plus.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Based on rk3328-nanopi-r2s.dts, which is:
4 * Copyright (c) 2020 David Bauer <mail@david-bauer.net>
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/leds/common.h>
15 compatible = "xunlong,orangepi-r1-plus", "rockchip,rk3328";
24 stdout-path = "serial2:1500000n8";
27 gmac_clk: gmac-clock {
28 compatible = "fixed-clock";
[all …]
/linux-6.8/Documentation/devicetree/bindings/interconnect/
Dsamsung,exynos-bus.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/interconnect/samsung,exynos-bus.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chanwoo Choi <cw00.choi@samsung.com>
11 - Krzysztof Kozlowski <krzk@kernel.org>
15 sub-blocks in SoC. Most Exynos SoCs share the common architecture for buses.
20 sub-blocks.
22 The Exynos SoC includes the various sub-blocks which have the each AXI bus.
24 line. The power line might be shared among one more sub-blocks. So, we can
[all …]
/linux-6.8/arch/arm/boot/dts/allwinner/
Dsun8i-v3s-anbernic-rg-nano.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
4 #include <dt-bindings/input/linux-event-codes.h>
5 #include "sun8i-v3s.dtsi"
6 #include "sunxi-common-regulators.dtsi"
10 compatible = "anbernic,rg-nano", "allwinner,sun8i-v3s";
19 compatible = "pwm-backlight";
20 brightness-levels = <0 1 2 3 8 14 21 32 46 60 80 100>;
21 default-brightness-level = <11>;
22 power-supply = <&reg_vcc5v0>;
[all …]
/linux-6.8/arch/arm/boot/dts/st/
Dstm32mp15xx-dhcom-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) 2019-2020 Marek Vasut <marex@denx.de>
6 #include "stm32mp15-pinctrl.dtsi"
7 #include "stm32mp15xxaa-pinctrl.dtsi"
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/mfd/st,stpmic1.h>
24 reserved-memory {
25 #address-cells = <1>;
26 #size-cells = <1>;
30 compatible = "shared-dma-pool";
[all …]
/linux-6.8/arch/arm/boot/dts/rockchip/
Drk3066a-bqcurie2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright (c) 2013 MundoReader S.L.
7 /dts-v1/;
8 #include <dt-bindings/input/input.h>
13 compatible = "mundoreader,bq-curie2", "rockchip,rk3066a";
25 vdd_log: vdd-log {
26 compatible = "pwm-regulator";
28 regulator-name = "vdd_log";
29 regulator-min-microvolt = <1200000>;
30 regulator-max-microvolt = <1200000>;
[all …]
/linux-6.8/drivers/hid/i2c-hid/
Di2c-hid-of.c5 * Copyright (c) 2012 Ecole Nationale de l'Aviation Civile, France
12 * Copyright (c) 2000-2005 Vojtech Pavlik <vojtech@suse.cz>
13 * Copyright (c) 2005 Michael Haboustak <mike-@cinci.rr.com> for Concept2, Inc
14 * Copyright (c) 2007-2008 Oliver Neukum
15 * Copyright (c) 2006-2010 Jiri Kosina
33 #include "i2c-hid.h"
48 struct device *dev = &ihid_of->client->dev; in i2c_hid_of_power_up()
51 ret = regulator_bulk_enable(ARRAY_SIZE(ihid_of->supplies), in i2c_hid_of_power_up()
52 ihid_of->supplies); in i2c_hid_of_power_up()
58 if (ihid_of->post_power_delay_ms) in i2c_hid_of_power_up()
[all …]
/linux-6.8/drivers/usb/typec/mux/
Dwcd939x-usbss.c1 // SPDX-License-Identifier: GPL-2.0-only
72 #define WCD_USBSS_SWITCH_SELECT0_DP_AUXP_SWITCHES BIT(7) /* 1-> MG2 */
73 #define WCD_USBSS_SWITCH_SELECT0_DP_AUXM_SWITCHES BIT(6) /* 1-> MG2 */
76 #define WCD_USBSS_SWITCH_SELECT0_SENSE_SWITCHES BIT(1) /* 1-> SBU2 */
77 #define WCD_USBSS_SWITCH_SELECT0_MIC_SWITCHES BIT(0) /* 1-> MG2 */
89 #define WCD_USBSS_SWITCH_SELECT1_AGND_SWITCHES BIT(0) /* 1-> MG2 */
242 bool reverse = (usbss->orientation == TYPEC_ORIENTATION_REVERSE); in wcd939x_usbss_set()
249 if (usbss->mode < TYPEC_STATE_MODAL || in wcd939x_usbss_set()
250 (!usbss->svid && (usbss->mode == TYPEC_MODE_USB2 || in wcd939x_usbss_set()
251 usbss->mode == TYPEC_MODE_USB3))) { in wcd939x_usbss_set()
[all …]

123