Searched full:unified (Results 1 – 25 of 595) sorted by relevance
12345678910>>...24
| /linux-6.8/tools/perf/pmu-events/arch/arm64/ |
| D | recommended.json | 69 "PublicDescription": "Attributable Level 1 data or unified TLB access, read",
75 "PublicDescription": "Attributable Level 1 data or unified TLB access, write",
123 "PublicDescription": "Attributable Level 2 data or unified TLB refill, read",
129 "PublicDescription": "Attributable Level 2 data or unified TLB refill, write",
135 "PublicDescription": "Attributable Level 2 data or unified TLB access, read",
141 "PublicDescription": "Attributable Level 2 data or unified TLB access, write",
411 "PublicDescription": "Attributable Level 3 data or unified cache access, read",
414 "BriefDescription": "Attributable Level 3 data or unified cache access, read"
417 "PublicDescription": "Attributable Level 3 data or unified cache access, write",
420 "BriefDescription": "Attributable Level 3 data or unified cache access, write"
[all …]
|
| D | common-and-microarch.json | 219 "PublicDescription": "Attributable Level 1 data or unified TLB access",
222 "BriefDescription": "Attributable Level 1 data or unified TLB access"
261 "PublicDescription": "Attributable Level 2 data or unified TLB access",
264 "BriefDescription": "Attributable Level 2 data or unified TLB access"
309 …itional latency because it returns data from outside the Level 1 data or unified cache of this pro…
393 …unified cache of this processing element. The event indicates to software that the access missed …
399 …unified cache of this processing element. The event indicates to software that the access missed …
|
| /linux-6.8/tools/perf/pmu-events/arch/arm64/arm/neoverse-n2-v2/ |
| D | l2_cache.json | 4 …"PublicDescription": "Counts level 2 cache accesses. level 2 cache is a unified cache for data and…
8 …": "Counts cache line refills into the level 2 cache. level 2 cache is a unified cache for data an…
20 …level 2 cache accesses due to memory read operations. level 2 cache is a unified cache for data an…
24 …evel 2 cache accesses due to memory write operations. level 2 cache is a unified cache for data an…
28 …due to memory read operation counted by L2D_CACHE_RD. level 2 cache is a unified cache for data an…
32 …ue to memory write operation counted by L2D_CACHE_WR. level 2 cache is a unified cache for data an…
48 …"PublicDescription": "Counts cache line refills into the level 2 unified cache from any memory rea…
|
| D | metrics.json | 157 …unified cache that stores both data and instruction. Note that cache accesses in this cache are ei…
164 …unified cache accesses missed per thousand instructions executed. Note that cache accesses in this…
171 …"This metric measures the ratio of level 2 unified TLB accesses missed to the total number of leve…
178 …"BriefDescription": "This metric measures the number of level 2 unified TLB accesses missed per th…
|
| /linux-6.8/tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/ |
| D | l2_cache.json | 4 …"PublicDescription": "Counts level 2 cache accesses. level 2 cache is a unified cache for data and…
8 …": "Counts cache line refills into the level 2 cache. level 2 cache is a unified cache for data an…
20 …level 2 cache accesses due to memory read operations. level 2 cache is a unified cache for data an…
24 …evel 2 cache accesses due to memory write operations. level 2 cache is a unified cache for data an…
28 …due to memory read operation counted by L2D_CACHE_RD. level 2 cache is a unified cache for data an…
32 …ue to memory write operation counted by L2D_CACHE_WR. level 2 cache is a unified cache for data an…
48 …"PublicDescription": "Counts cache line refills into the level 2 unified cache from any memory rea…
|
| D | metrics.json | 156 …unified cache that stores both data and instruction. Note that cache accesses in this cache are ei…
163 …unified cache accesses missed per thousand instructions executed. Note that cache accesses in this…
170 …"This metric measures the ratio of level 2 unified TLB accesses missed to the total number of leve…
177 …"BriefDescription": "This metric measures the number of level 2 unified TLB accesses missed per th…
|
| /linux-6.8/tools/perf/pmu-events/arch/arm64/arm/neoverse-n1/ |
| D | l2_cache.json | 4 …"PublicDescription": "Counts level 2 cache accesses. level 2 cache is a unified cache for data and…
8 …": "Counts cache line refills into the level 2 cache. level 2 cache is a unified cache for data an…
20 …level 2 cache accesses due to memory read operations. level 2 cache is a unified cache for data an…
24 …evel 2 cache accesses due to memory write operations. level 2 cache is a unified cache for data an…
28 …due to memory read operation counted by L2D_CACHE_RD. level 2 cache is a unified cache for data an…
32 …ue to memory write operation counted by L2D_CACHE_WR. level 2 cache is a unified cache for data an…
|
| D | metrics.json | 145 …unified cache that stores both data and instruction. Note that cache accesses in this cache are ei…
152 …unified cache accesses missed per thousand instructions executed. Note that cache accesses in this…
159 …"This metric measures the ratio of level 2 unified TLB accesses missed to the total number of leve…
166 …"BriefDescription": "This metric measures the number of level 2 unified TLB accesses missed per th…
|
| /linux-6.8/tools/perf/pmu-events/arch/arm64/ampere/ampereonex/ |
| D | cache.json | 105 "PublicDescription": "Level 1 data or unified cache demand access",
108 "BriefDescription": "Level 1 data or unified cache demand access"
111 "PublicDescription": "Level 1 data or unified cache preload or prefetch",
114 "BriefDescription": "Level 1 data or unified cache preload or prefetch"
117 "PublicDescription": "Level 1 data or unified cache refill, preload or prefetch",
120 "BriefDescription": "Level 1 data or unified cache refill, preload or prefetch"
|
| /linux-6.8/arch/arm/include/asm/ |
| D | unified.h | 3 * include/asm-arm/unified.h - Unified Assembler Syntax helper macros
12 .syntax unified
14 __asm__(".syntax unified");
|
| /linux-6.8/drivers/accel/habanalabs/common/ |
| D | memory_mgr.c | 14 * @mmg: parent unified memory manager
106 * @mmg: parent unified memory manager
139 * @mmg: parent unified memory manager
224 * @mmg: unified memory manager
307 * hl_mem_mgr_init - initialize unified memory manager
312 * Initialize an instance of unified memory manager
322 * hl_mem_mgr_fini - release unified memory manager
324 * @mmg: parent unified memory manager
326 * Release the unified memory manager. Shall be called from an interrupt context.
348 * @mmg: parent unified memory manager
|
| /linux-6.8/Documentation/devicetree/bindings/cpufreq/ |
| D | cpufreq-qcom-hw.yaml | 229 cache-unified;
234 cache-unified;
250 cache-unified;
266 cache-unified;
282 cache-unified;
298 cache-unified;
314 cache-unified;
330 cache-unified;
346 cache-unified;
|
| /linux-6.8/Documentation/devicetree/bindings/cache/ |
| D | socionext,uniphier-system-cache.yaml | 35 cache-unified: true
58 - cache-unified
71 cache-unified;
84 cache-unified;
96 cache-unified;
|
| D | andestech,ax45mp-cache.yaml | 52 cache-unified: true
66 - cache-unified
80 cache-unified;
|
| /linux-6.8/tools/perf/pmu-events/arch/s390/cf_zec12/ |
| D | basic.json | 21 …": "This counter counts the total number of level-1 instruction-cache or unified-cache directory w…
28 …er counts the total number of cache penalty cycles for level-1 instruction cache or unified cache."
63 …": "This counter counts the total number of level-1 instruction-cache or unified-cache directory w…
70 …unts the total number of penalty cycles for level-1 instruction cache or unified cache while the C…
|
| /linux-6.8/tools/perf/pmu-events/arch/s390/cf_z13/ |
| D | basic.json | 21 …": "This counter counts the total number of level-1 instruction-cache or unified-cache directory w…
28 …er counts the total number of cache penalty cycles for level-1 instruction cache or unified cache."
63 …": "This counter counts the total number of level-1 instruction-cache or unified-cache directory w…
70 …unts the total number of penalty cycles for level-1 instruction cache or unified cache while the C…
|
| /linux-6.8/tools/perf/pmu-events/arch/s390/cf_z10/ |
| D | basic.json | 21 …": "This counter counts the total number of level-1 instruction-cache or unified-cache directory w…
28 …er counts the total number of cache penalty cycles for level-1 instruction cache or unified cache."
63 …": "This counter counts the total number of level-1 instruction-cache or unified-cache directory w…
70 …unts the total number of penalty cycles for level-1 instruction cache or unified cache while the C…
|
| /linux-6.8/tools/perf/pmu-events/arch/s390/cf_z196/ |
| D | basic.json | 21 …": "This counter counts the total number of level-1 instruction-cache or unified-cache directory w…
28 …er counts the total number of cache penalty cycles for level-1 instruction cache or unified cache."
63 …": "This counter counts the total number of level-1 instruction-cache or unified-cache directory w…
70 …unts the total number of penalty cycles for level-1 instruction cache or unified cache while the C…
|
| /linux-6.8/arch/arm64/boot/dts/qcom/ |
| D | sm4450.dtsi | 51 cache-unified;
57 cache-unified;
75 cache-unified;
93 cache-unified;
111 cache-unified;
129 cache-unified;
147 cache-unified;
165 cache-unified;
183 cache-unified;
|
| /linux-6.8/arch/arm64/boot/dts/amd/ |
| D | amd-seattle-cpus.dtsi | 169 cache-unified;
177 cache-unified;
185 cache-unified;
193 cache-unified;
202 cache-unified;
|
| D | elba-16core.dtsi | 76 cache-unified;
115 cache-unified;
154 cache-unified;
193 cache-unified;
|
| /linux-6.8/arch/m68k/include/asm/ |
| D | m53xxacr.h | 17 * cache setup. They have a unified instruction and data cache, with
56 #define CACHE_SIZE 0x2000 /* 8k of unified cache */
60 #define CACHE_SIZE 0x4000 /* 16k of unified cache */
87 * Unified cache means we will never need to flush for coherency of
|
| /linux-6.8/arch/arm64/boot/dts/freescale/ |
| D | fsl-ls2080a.dtsi | 99 cache-unified;
105 cache-unified;
111 cache-unified;
117 cache-unified;
|
| D | fsl-ls2088a.dtsi | 99 cache-unified;
105 cache-unified;
111 cache-unified;
117 cache-unified;
|
| /linux-6.8/arch/arm/mm/ |
| D | cache-v6.S | 181 mcr p15, 0, r0, c7, c15, 1 @ clean & invalidate unified line
209 mcrne p15, 0, r0, c7, c11, 1 @ clean unified line
216 mcrne p15, 0, r1, c7, c15, 1 @ clean & invalidate unified line
222 mcr p15, 0, r0, c7, c7, 1 @ invalidate unified line
242 mcr p15, 0, r0, c7, c11, 1 @ clean unified line
|
12345678910>>...24