/qemu/ |
H A D | meson_options.txt | 5 option('qemu_suffix', type : 'string', value: 'qemu', 7 option('docdir', type : 'string', value : 'share/doc', 9 option('qemu_firmwarepath', type : 'array', value : ['share/qemu-firmware'], 11 option('pkgversion', type : 'string', value : '', 13 option('smbd', type : 'string', value : '', 15 option('iasl', type : 'string', value : '', 17 option('tls_priority', type : 'string', value : 'NORMAL', 19 option('default_devices', type : 'boolean', value : true, 21 option('audio_drv_list', type: 'array', value: ['default'], 24 option('block_drv_rw_whitelist', type : 'string', value : '', [all …]
|
/qemu/gdb-xml/ |
H A D | arm-neon.xml | 9 <vector id="neon_uint8x8" type="uint8" count="8"/> 10 <vector id="neon_uint16x4" type="uint16" count="4"/> 11 <vector id="neon_uint32x2" type="uint32" count="2"/> 12 <vector id="neon_float32x2" type="ieee_single" count="2"/> 14 <field name="u8" type="neon_uint8x8"/> 15 <field name="u16" type="neon_uint16x4"/> 16 <field name="u32" type="neon_uint32x2"/> 17 <field name="u64" type="uint64"/> 18 <field name="f32" type="neon_float32x2"/> 19 <field name="f64" type="ieee_double"/> [all …]
|
H A D | aarch64-fpu.xml | 11 <vector id="v2d" type="ieee_double" count="2"/> 12 <vector id="v2u" type="uint64" count="2"/> 13 <vector id="v2i" type="int64" count="2"/> 14 <vector id="v4f" type="ieee_single" count="4"/> 15 <vector id="v4u" type="uint32" count="4"/> 16 <vector id="v4i" type="int32" count="4"/> 17 <vector id="v8u" type="uint16" count="8"/> 18 <vector id="v8i" type="int16" count="8"/> 19 <vector id="v16u" type="uint8" count="16"/> 20 <vector id="v16i" type="int8" count="16"/> [all …]
|
H A D | s390-vx.xml | 10 <vector id="v4f" type="ieee_single" count="4"/> 11 <vector id="v2d" type="ieee_double" count="2"/> 12 <vector id="v16i8" type="int8" count="16"/> 13 <vector id="v8i16" type="int16" count="8"/> 14 <vector id="v4i32" type="int32" count="4"/> 15 <vector id="v2i64" type="int64" count="2"/> 17 <field name="v4_float" type="v4f"/> 18 <field name="v2_double" type="v2d"/> 19 <field name="v16_int8" type="v16i8"/> 20 <field name="v8_int16" type="v8i16"/> [all …]
|
H A D | loongarch-lasx.xml | 10 <vector id="v8f32" type="ieee_single" count="8"/> 11 <vector id="v4f64" type="ieee_double" count="4"/> 12 <vector id="v32i8" type="int8" count="32"/> 13 <vector id="v16i16" type="int16" count="16"/> 14 <vector id="v8i32" type="int32" count="8"/> 15 <vector id="v4i64" type="int64" count="4"/> 16 <vector id="v2ui128" type="uint128" count="2"/> 19 <field name="v8_float" type="v8f32"/> 20 <field name="v4_double" type="v4f64"/> 21 <field name="v32_int8" type="v32i8"/> [all …]
|
H A D | loongarch-lsx.xml | 10 <vector id="v4f32" type="ieee_single" count="4"/> 11 <vector id="v2f64" type="ieee_double" count="2"/> 12 <vector id="v16i8" type="int8" count="16"/> 13 <vector id="v8i16" type="int16" count="8"/> 14 <vector id="v4i32" type="int32" count="4"/> 15 <vector id="v2i64" type="int64" count="2"/> 18 <field name="v4_float" type="v4f32"/> 19 <field name="v2_double" type="v2f64"/> 20 <field name="v16_int8" type="v16i8"/> 21 <field name="v8_int16" type="v8i16"/> [all …]
|
H A D | power-altivec.xml | 10 <vector id="v4f" type="ieee_single" count="4"/> 11 <vector id="v4i32" type="int32" count="4"/> 12 <vector id="v8i16" type="int16" count="8"/> 13 <vector id="v16i8" type="int8" count="16"/> 15 <field name="uint128" type="uint128"/> 16 <field name="v4_float" type="v4f"/> 17 <field name="v4_int32" type="v4i32"/> 18 <field name="v8_int16" type="v8i16"/> 19 <field name="v16_int8" type="v16i8"/> 22 <reg name="vr0" bitsize="128" type="vec128"/> [all …]
|
H A D | power64-core.xml | 10 <reg name="r0" bitsize="64" type="uint64"/> 11 <reg name="r1" bitsize="64" type="uint64"/> 12 <reg name="r2" bitsize="64" type="uint64"/> 13 <reg name="r3" bitsize="64" type="uint64"/> 14 <reg name="r4" bitsize="64" type="uint64"/> 15 <reg name="r5" bitsize="64" type="uint64"/> 16 <reg name="r6" bitsize="64" type="uint64"/> 17 <reg name="r7" bitsize="64" type="uint64"/> 18 <reg name="r8" bitsize="64" type="uint64"/> 19 <reg name="r9" bitsize="64" type="uint64"/> [all …]
|
H A D | power-core.xml | 10 <reg name="r0" bitsize="32" type="uint32"/> 11 <reg name="r1" bitsize="32" type="uint32"/> 12 <reg name="r2" bitsize="32" type="uint32"/> 13 <reg name="r3" bitsize="32" type="uint32"/> 14 <reg name="r4" bitsize="32" type="uint32"/> 15 <reg name="r5" bitsize="32" type="uint32"/> 16 <reg name="r6" bitsize="32" type="uint32"/> 17 <reg name="r7" bitsize="32" type="uint32"/> 18 <reg name="r8" bitsize="32" type="uint32"/> 19 <reg name="r9" bitsize="32" type="uint32"/> [all …]
|
H A D | loongarch-fpu.xml | 12 <field name="f" type="ieee_single"/> 13 <field name="d" type="ieee_double"/> 16 <reg name="f0" bitsize="64" type="fputype" group="float"/> 17 <reg name="f1" bitsize="64" type="fputype" group="float"/> 18 <reg name="f2" bitsize="64" type="fputype" group="float"/> 19 <reg name="f3" bitsize="64" type="fputype" group="float"/> 20 <reg name="f4" bitsize="64" type="fputype" group="float"/> 21 <reg name="f5" bitsize="64" type="fputype" group="float"/> 22 <reg name="f6" bitsize="64" type="fputype" group="float"/> 23 <reg name="f7" bitsize="64" type="fputype" group="float"/> [all …]
|
H A D | i386-64bit.xml | 40 <reg name="rax" bitsize="64" type="int64" regnum="0"/> 41 <reg name="rbx" bitsize="64" type="int64"/> 42 <reg name="rcx" bitsize="64" type="int64"/> 43 <reg name="rdx" bitsize="64" type="int64"/> 44 <reg name="rsi" bitsize="64" type="int64"/> 45 <reg name="rdi" bitsize="64" type="int64"/> 46 <reg name="rbp" bitsize="64" type="data_ptr"/> 47 <reg name="rsp" bitsize="64" type="data_ptr"/> 48 <reg name="r8" bitsize="64" type="int64"/> 49 <reg name="r9" bitsize="64" type="int64"/> [all …]
|
H A D | avr-cpu.xml | 14 <reg name="r0" bitsize="8" type="int" regnum="0"/> 15 <reg name="r1" bitsize="8" type="int"/> 16 <reg name="r2" bitsize="8" type="int"/> 17 <reg name="r3" bitsize="8" type="int"/> 18 <reg name="r4" bitsize="8" type="int"/> 19 <reg name="r5" bitsize="8" type="int"/> 20 <reg name="r6" bitsize="8" type="int"/> 21 <reg name="r7" bitsize="8" type="int"/> 22 <reg name="r8" bitsize="8" type="int"/> 23 <reg name="r9" bitsize="8" type="int"/> [all …]
|
H A D | riscv-64bit-fpu.xml | 12 <field name="float" type="ieee_single"/> 13 <field name="double" type="ieee_double"/> 16 <reg name="ft0" bitsize="64" type="riscv_double"/> 17 <reg name="ft1" bitsize="64" type="riscv_double"/> 18 <reg name="ft2" bitsize="64" type="riscv_double"/> 19 <reg name="ft3" bitsize="64" type="riscv_double"/> 20 <reg name="ft4" bitsize="64" type="riscv_double"/> 21 <reg name="ft5" bitsize="64" type="riscv_double"/> 22 <reg name="ft6" bitsize="64" type="riscv_double"/> 23 <reg name="ft7" bitsize="64" type="riscv_double"/> [all …]
|
H A D | riscv-64bit-cpu.xml | 10 <reg name="zero" bitsize="64" type="int"/> 11 <reg name="ra" bitsize="64" type="code_ptr"/> 12 <reg name="sp" bitsize="64" type="data_ptr"/> 13 <reg name="gp" bitsize="64" type="data_ptr"/> 14 <reg name="tp" bitsize="64" type="data_ptr"/> 15 <reg name="t0" bitsize="64" type="int"/> 16 <reg name="t1" bitsize="64" type="int"/> 17 <reg name="t2" bitsize="64" type="int"/> 18 <reg name="fp" bitsize="64" type="data_ptr"/> 19 <reg name="s1" bitsize="64" type="int"/> [all …]
|
H A D | riscv-32bit-cpu.xml | 10 <reg name="zero" bitsize="32" type="int"/> 11 <reg name="ra" bitsize="32" type="code_ptr"/> 12 <reg name="sp" bitsize="32" type="data_ptr"/> 13 <reg name="gp" bitsize="32" type="data_ptr"/> 14 <reg name="tp" bitsize="32" type="data_ptr"/> 15 <reg name="t0" bitsize="32" type="int"/> 16 <reg name="t1" bitsize="32" type="int"/> 17 <reg name="t2" bitsize="32" type="int"/> 18 <reg name="fp" bitsize="32" type="data_ptr"/> 19 <reg name="s1" bitsize="32" type="int"/> [all …]
|
H A D | arm-vfp3.xml | 9 <reg name="d0" bitsize="64" type="float"/> 10 <reg name="d1" bitsize="64" type="float"/> 11 <reg name="d2" bitsize="64" type="float"/> 12 <reg name="d3" bitsize="64" type="float"/> 13 <reg name="d4" bitsize="64" type="float"/> 14 <reg name="d5" bitsize="64" type="float"/> 15 <reg name="d6" bitsize="64" type="float"/> 16 <reg name="d7" bitsize="64" type="float"/> 17 <reg name="d8" bitsize="64" type="float"/> 18 <reg name="d9" bitsize="64" type="float"/> [all …]
|
H A D | riscv-32bit-fpu.xml | 10 <reg name="ft0" bitsize="32" type="ieee_single"/> 11 <reg name="ft1" bitsize="32" type="ieee_single"/> 12 <reg name="ft2" bitsize="32" type="ieee_single"/> 13 <reg name="ft3" bitsize="32" type="ieee_single"/> 14 <reg name="ft4" bitsize="32" type="ieee_single"/> 15 <reg name="ft5" bitsize="32" type="ieee_single"/> 16 <reg name="ft6" bitsize="32" type="ieee_single"/> 17 <reg name="ft7" bitsize="32" type="ieee_single"/> 18 <reg name="fs0" bitsize="32" type="ieee_single"/> 19 <reg name="fs1" bitsize="32" type="ieee_single"/> [all …]
|
H A D | loongarch-base64.xml | 10 <reg name="r0" bitsize="64" type="uint64" group="general"/> 11 <reg name="r1" bitsize="64" type="code_ptr" group="general"/> 12 <reg name="r2" bitsize="64" type="data_ptr" group="general"/> 13 <reg name="r3" bitsize="64" type="data_ptr" group="general"/> 14 <reg name="r4" bitsize="64" type="uint64" group="general"/> 15 <reg name="r5" bitsize="64" type="uint64" group="general"/> 16 <reg name="r6" bitsize="64" type="uint64" group="general"/> 17 <reg name="r7" bitsize="64" type="uint64" group="general"/> 18 <reg name="r8" bitsize="64" type="uint64" group="general"/> 19 <reg name="r9" bitsize="64" type="uint64" group="general"/> [all …]
|
H A D | loongarch-base32.xml | 10 <reg name="r0" bitsize="32" type="uint32" group="general"/> 11 <reg name="r1" bitsize="32" type="code_ptr" group="general"/> 12 <reg name="r2" bitsize="32" type="data_ptr" group="general"/> 13 <reg name="r3" bitsize="32" type="data_ptr" group="general"/> 14 <reg name="r4" bitsize="32" type="uint32" group="general"/> 15 <reg name="r5" bitsize="32" type="uint32" group="general"/> 16 <reg name="r6" bitsize="32" type="uint32" group="general"/> 17 <reg name="r7" bitsize="32" type="uint32" group="general"/> 18 <reg name="r8" bitsize="32" type="uint32" group="general"/> 19 <reg name="r9" bitsize="32" type="uint32" group="general"/> [all …]
|
H A D | power-fpu.xml | 10 <reg name="f0" bitsize="64" type="ieee_double" regnum="71"/> 11 <reg name="f1" bitsize="64" type="ieee_double"/> 12 <reg name="f2" bitsize="64" type="ieee_double"/> 13 <reg name="f3" bitsize="64" type="ieee_double"/> 14 <reg name="f4" bitsize="64" type="ieee_double"/> 15 <reg name="f5" bitsize="64" type="ieee_double"/> 16 <reg name="f6" bitsize="64" type="ieee_double"/> 17 <reg name="f7" bitsize="64" type="ieee_double"/> 18 <reg name="f8" bitsize="64" type="ieee_double"/> 19 <reg name="f9" bitsize="64" type="ieee_double"/> [all …]
|
H A D | power-vsx.xml | 12 <reg name="vs0h" bitsize="64" type="uint64"/> 13 <reg name="vs1h" bitsize="64" type="uint64"/> 14 <reg name="vs2h" bitsize="64" type="uint64"/> 15 <reg name="vs3h" bitsize="64" type="uint64"/> 16 <reg name="vs4h" bitsize="64" type="uint64"/> 17 <reg name="vs5h" bitsize="64" type="uint64"/> 18 <reg name="vs6h" bitsize="64" type="uint64"/> 19 <reg name="vs7h" bitsize="64" type="uint64"/> 20 <reg name="vs8h" bitsize="64" type="uint64"/> 21 <reg name="vs9h" bitsize="64" type="uint64"/> [all …]
|
H A D | i386-32bit.xml | 37 <reg name="eax" bitsize="32" type="int32" regnum="0"/> 38 <reg name="ecx" bitsize="32" type="int32"/> 39 <reg name="edx" bitsize="32" type="int32"/> 40 <reg name="ebx" bitsize="32" type="int32"/> 41 <reg name="esp" bitsize="32" type="data_ptr"/> 42 <reg name="ebp" bitsize="32" type="data_ptr"/> 43 <reg name="esi" bitsize="32" type="int32"/> 44 <reg name="edi" bitsize="32" type="int32"/> 46 <reg name="eip" bitsize="32" type="code_ptr"/> 47 <reg name="eflags" bitsize="32" type="i386_eflags"/> [all …]
|
/qemu/qapi/ |
H A D | introspect.json | 33 # object's variants; or the type of a member may change from a generic 34 # string into a specific enum or from one specific type into an 35 # alternate that includes the original type alongside something else. 38 # entity in the ABI: command, event, type, ... 57 # This is a @SchemaInfo's meta type, i.e. the kind of entity it 60 # @builtin: a predefined type such as 'int' or 'bool'. 62 # @enum: an enumeration type 64 # @array: an array type 66 # @object: an object type (struct or union) 68 # @alternate: an alternate type [all …]
|
/qemu/tests/multiboot/ |
H A D | mmap.out | 10 0x0 - 0x9fc00: type 1 [entry size: 20] 11 0x9fc00 - 0xa0000: type 2 [entry size: 20] 12 0xf0000 - 0x100000: type 2 [entry size: 20] 13 0x100000 - 0x7fe0000: type 1 [entry size: 20] 14 0x7fe0000 - 0x8000000: type 2 [entry size: 20] 15 0xfffc0000 - 0x100000000: type 2 [entry size: 20] 28 0x0 - 0x9fc00: type 1 [entry size: 20] 29 0x9fc00 - 0xa0000: type 2 [entry size: 20] 30 0xf0000 - 0x100000: type 2 [entry size: 20] 31 0x100000 - 0x11a000: type 1 [entry size: 20] [all …]
|
/qemu/ui/ |
H A D | dbus-display1.xml | 14 <property name="Name" type="s" access="read"/> 21 <property name="UUID" type="s" access="read"/> 28 <property name="ConsoleIDs" type="au" access="read"/> 42 <property name="Interfaces" type="as" access="read"/> 53 "Text" (see :dbus:prop:`Type` and other properties). 75 <arg type="ay" name="listener" direction="in"> 79 <arg type="h" name="listener" direction="in"/> 95 <arg name="width_mm" type="q" direction="in"/> 96 <arg name="height_mm" type="q" direction="in"/> 97 <arg name="xoff" type="i" direction="in"/> [all …]
|