Home
last modified time | relevance | path

Searched full:topckgen (Results 1 – 25 of 136) sorted by relevance

123456

/linux/Documentation/devicetree/bindings/clock/
H A Dmediatek,topckgen.yaml4 $id: http://devicetree.org/schemas/clock/mediatek,topckgen.yaml#
14 The Mediatek topckgen controller provides various clocks to the system.
16 <dt-bindings/clock/mediatek,mt*-topckgen.h>.
22 - mediatek,mt6797-topckgen
23 - mediatek,mt7622-topckgen
24 - mediatek,mt8135-topckgen
25 - mediatek,mt8173-topckgen
26 - mediatek,mt8516-topckgen
28 - const: mediatek,mt7623-topckgen
29 - const: mediatek,mt2701-topckgen
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dmt8186-afe-pcm.yaml40 mediatek,topckgen:
42 description: The phandle of the mediatek topckgen controller
107 - mediatek,topckgen
126 mediatek,topckgen = <&topckgen>;
129 <&topckgen 15>, //CLK_TOP_AUDIO
130 <&topckgen 16>, //CLK_TOP_AUD_INTBUS
131 <&topckgen 70>, //CLK_TOP_MAINPLL_D2_D4
132 <&topckgen 17>, //CLK_TOP_AUD_1
134 <&topckgen 18>, //CLK_TOP_AUD_2
136 <&topckgen 19>, //CLK_TOP_AUD_ENGEN1
[all …]
H A Dmediatek,mt8183-audio.yaml161 <&topckgen CLK_TOP_MUX_AUDIO>,
162 <&topckgen CLK_TOP_MUX_AUD_INTBUS>,
163 <&topckgen CLK_TOP_SYSPLL_D2_D4>,
164 <&topckgen CLK_TOP_MUX_AUD_1>,
165 <&topckgen CLK_TOP_APLL1_CK>,
166 <&topckgen CLK_TOP_MUX_AUD_2>,
167 <&topckgen CLK_TOP_APLL2_CK>,
168 <&topckgen CLK_TOP_MUX_AUD_ENG1>,
169 <&topckgen CLK_TOP_APLL1_D8>,
170 <&topckgen CLK_TOP_MUX_AUD_ENG2>,
[all …]
H A Dmediatek,mt8188-afe.yaml34 mediatek,topckgen:
36 description: The phandle of the mediatek topckgen controller
166 - mediatek,topckgen
186 mediatek,topckgen = <&topckgen>;
196 <&topckgen 186>, //CLK_TOP_APLL12_CK_DIV0
197 <&topckgen 187>, //CLK_TOP_APLL12_CK_DIV1
198 <&topckgen 188>, //CLK_TOP_APLL12_CK_DIV2
199 <&topckgen 189>, //CLK_TOP_APLL12_CK_DIV3
200 <&topckgen 191>, //CLK_TOP_APLL12_CK_DIV9
201 <&topckgen 83>, //CLK_TOP_A1SYS_HP
[all …]
H A Dmt8195-afe-pcm.yaml34 mediatek,topckgen:
36 description: The phandle of the mediatek topckgen controller
138 - mediatek,topckgen
157 mediatek,topckgen = <&topckgen>;
161 <&topckgen 163>, //CLK_TOP_APLL1
162 <&topckgen 166>, //CLK_TOP_APLL2
163 <&topckgen 233>, //CLK_TOP_APLL12_DIV0
164 <&topckgen 234>, //CLK_TOP_APLL12_DIV1
165 <&topckgen 235>, //CLK_TOP_APLL12_DIV2
166 <&topckgen 236>, //CLK_TOP_APLL12_DIV3
[all …]
H A Dmediatek,mt8365-afe.yaml97 <&topckgen CLK_TOP_AUDIO_SEL>,
98 <&topckgen CLK_TOP_AUD_I2S0_M>,
99 <&topckgen CLK_TOP_AUD_I2S1_M>,
100 <&topckgen CLK_TOP_AUD_I2S2_M>,
101 <&topckgen CLK_TOP_AUD_I2S3_M>,
102 <&topckgen CLK_TOP_AUD_ENGEN1_SEL>,
103 <&topckgen CLK_TOP_AUD_ENGEN2_SEL>,
104 <&topckgen CLK_TOP_AUD_1_SEL>,
105 <&topckgen CLK_TOP_AUD_2_SEL>,
106 <&topckgen CLK_TOP_APLL_I2S0_SEL>,
[all …]
H A Dmediatek,mt8173-afe-pcm.yaml78 <&topckgen CLK_TOP_AUDIO_SEL>,
79 <&topckgen CLK_TOP_AUD_INTBUS_SEL>,
80 <&topckgen CLK_TOP_APLL1_DIV0>,
81 <&topckgen CLK_TOP_APLL2_DIV0>,
82 <&topckgen CLK_TOP_I2S0_M_SEL>,
83 <&topckgen CLK_TOP_I2S1_M_SEL>,
84 <&topckgen CLK_TOP_I2S2_M_SEL>,
85 <&topckgen CLK_TOP_I2S3_M_SEL>,
86 <&topckgen CLK_TOP_I2S3_B_SEL>;
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8516.dtsi58 <&topckgen CLK_TOP_MAINPLL_D2>;
71 <&topckgen CLK_TOP_MAINPLL_D2>;
84 <&topckgen CLK_TOP_MAINPLL_D2>;
97 <&topckgen CLK_TOP_MAINPLL_D2>;
182 topckgen: topckgen@10000000 { label
183 compatible = "mediatek,mt8516-topckgen", "syscon";
218 clocks = <&topckgen CLK_TOP_CLK26M_D2>,
219 <&topckgen CLK_TOP_APXGPT>;
262 clocks = <&topckgen CLK_TOP_PMICWRAP_26M>,
263 <&topckgen CLK_TOP_PMICWRAP_AP>;
[all …]
H A Dmt7622.dtsi251 clocks = <&topckgen CLK_TOP_HIF_SEL>;
260 <&topckgen CLK_TOP_AXI_SEL>;
296 topckgen: clock-controller@10210000 { label
297 compatible = "mediatek,mt7622-topckgen";
335 clocks = <&topckgen CLK_TOP_RTC>;
399 clocks = <&topckgen CLK_TOP_UART_SEL>,
410 clocks = <&topckgen CLK_TOP_UART_SEL>,
421 clocks = <&topckgen CLK_TOP_UART_SEL>,
432 clocks = <&topckgen CLK_TOP_UART_SEL>,
443 clocks = <&topckgen CLK_TOP_PWM_SEL>,
[all …]
H A Dmt8192.dtsi453 topckgen: syscon@10000000 { label
454 compatible = "mediatek,mt8192-topckgen", "syscon";
511 clocks = <&topckgen CLK_TOP_AUD_INTBUS_SEL>,
529 clocks = <&topckgen CLK_TOP_MFG_PLL_SEL>,
530 <&topckgen CLK_TOP_MFG_REF_SEL>;
572 clocks = <&topckgen CLK_TOP_DISP_SEL>,
586 clocks = <&topckgen CLK_TOP_IPE_SEL>,
599 clocks = <&topckgen CLK_TOP_IMG1_SEL>,
609 clocks = <&topckgen CLK_TOP_IMG2_SEL>,
619 clocks = <&topckgen CLK_TOP_MDP_SEL>,
[all …]
H A Dmt7988a.dtsi18 <&topckgen CLK_TOP_XTAL>;
54 <&topckgen CLK_TOP_XTAL>;
66 <&topckgen CLK_TOP_XTAL>;
78 <&topckgen CLK_TOP_XTAL>;
90 <&topckgen CLK_TOP_XTAL>;
175 topckgen: clock-controller@1001b000 { label
176 compatible = "mediatek,mt7988-topckgen", "syscon";
291 clocks = <&topckgen CLK_TOP_UART_SEL>,
304 clocks = <&topckgen CLK_TOP_UART_SEL>,
315 clocks = <&topckgen CLK_TOP_UART_SEL>,
[all …]
H A Dmt7986a.dtsi156 topckgen: topckgen@1001b000 { label
157 compatible = "mediatek,mt7986-topckgen", "syscon";
202 clocks = <&topckgen CLK_TOP_PWM_SEL>,
242 assigned-clocks = <&topckgen CLK_TOP_EIP_B_SEL>;
255 assigned-clocks = <&topckgen CLK_TOP_UART_SEL>,
257 assigned-clock-parents = <&topckgen CLK_TOP_XTAL>,
258 <&topckgen CLK_TOP_UART_SEL>;
271 assigned-clock-parents = <&topckgen CLK_TOP_F26M_SEL>;
284 assigned-clock-parents = <&topckgen CLK_TOP_F26M_SEL>;
308 clocks = <&topckgen CLK_TOP_MPLL_D2>,
[all …]
H A Dmt8173.dtsi357 topckgen: clock-controller@10000000 { label
358 compatible = "mediatek,mt8173-topckgen";
467 clocks = <&topckgen CLK_TOP_MM_SEL>;
473 clocks = <&topckgen CLK_TOP_MM_SEL>,
474 <&topckgen CLK_TOP_VENC_SEL>;
480 clocks = <&topckgen CLK_TOP_MM_SEL>;
486 clocks = <&topckgen CLK_TOP_MM_SEL>;
493 clocks = <&topckgen CLK_TOP_MM_SEL>,
494 <&topckgen CLK_TOP_VENC_LT_SEL>;
542 <&topckgen CLK_TOP_RTC_SEL>;
[all …]
H A Dmt2712e.dtsi90 <&topckgen CLK_TOP_F_MP0_PLL1>;
103 <&topckgen CLK_TOP_F_MP0_PLL1>;
116 <&topckgen CLK_TOP_F_BIG_PLL1>;
246 topckgen: syscon@10000000 { label
247 compatible = "mediatek,mt2712-topckgen", "syscon";
285 clocks = <&topckgen CLK_TOP_MM_SEL>,
286 <&topckgen CLK_TOP_MFG_SEL>,
287 <&topckgen CLK_TOP_VENC_SEL>,
288 <&topckgen CLK_TOP_JPGDEC_SEL>,
289 <&topckgen CLK_TOP_A1SYS_HP_SEL>,
[all …]
H A Dmt8188.dtsi959 topckgen: syscon@10000000 { label
960 compatible = "mediatek,mt8188-topckgen", "syscon";
1017 <&topckgen CLK_TOP_MFG_CORE_TMP>;
1043 clocks = <&topckgen CLK_TOP_VPP>,
1044 <&topckgen CLK_TOP_CAM>,
1045 <&topckgen CLK_TOP_CCU>,
1046 <&topckgen CLK_TOP_IMG>,
1047 <&topckgen CLK_TOP_VENC>,
1048 <&topckgen CLK_TOP_VDEC>,
1049 <&topckgen CLK_TOP_WPE_VPP>,
[all …]
H A Dmt8186.dtsi855 topckgen: syscon@10000000 { label
856 compatible = "mediatek,mt8186-topckgen", "syscon";
907 clocks = <&topckgen CLK_TOP_MFG>;
934 clocks = <&topckgen CLK_TOP_SENINF>,
935 <&topckgen CLK_TOP_SENINF1>;
943 clocks = <&topckgen CLK_TOP_USB_TOP>,
959 clocks = <&topckgen CLK_TOP_AUDIODSP>,
960 <&topckgen CLK_TOP_ADSP_BUS>;
989 clocks = <&topckgen CLK_TOP_DISP>,
990 <&topckgen CLK_TOP_MDP>,
[all …]
H A Dmt8195.dtsi485 topckgen: syscon@10000000 { label
486 compatible = "mediatek,mt8195-topckgen", "syscon";
546 <&topckgen CLK_TOP_MFG_CORE_TMP>;
582 clocks = <&topckgen CLK_TOP_VPP>,
583 <&topckgen CLK_TOP_CAM>,
584 <&topckgen CLK_TOP_CCU>,
585 <&topckgen CLK_TOP_IMG>,
586 <&topckgen CLK_TOP_VENC>,
587 <&topckgen CLK_TOP_VDEC>,
588 <&topckgen CLK_TOP_WPE_VPP>,
[all …]
H A Dmt7981b.dtsi110 topckgen: clock-controller@1001b000 { label
111 compatible = "mediatek,mt7981-topckgen", "syscon";
207 clocks = <&topckgen CLK_TOP_CB_M_D2>,
208 <&topckgen CLK_TOP_SPI_SEL>,
221 clocks = <&topckgen CLK_TOP_CB_M_D2>,
222 <&topckgen CLK_TOP_SPI_SEL>,
235 clocks = <&topckgen CLK_TOP_CB_M_D2>,
236 <&topckgen CLK_TOP_SPI_SEL>,
278 <&topckgen CLK_TOP_U2U3_XHCI_SEL>;
364 clocks = <&topckgen CLK_TOP_USB_FRMCNT_SEL>;
[all …]
H A Dmt8167.dtsi20 topckgen: topckgen@10000000 { label
21 compatible = "mediatek,mt8167-topckgen", "syscon";
51 clocks = <&topckgen CLK_TOP_SMI_MM>;
59 clocks = <&topckgen CLK_TOP_SMI_MM>,
60 <&topckgen CLK_TOP_RG_VDEC>;
67 clocks = <&topckgen CLK_TOP_SMI_MM>;
74 clocks = <&topckgen CLK_TOP_RG_AXI_MFG>,
75 <&topckgen CLK_TOP_RG_SLOW_MFG>;
/linux/Documentation/devicetree/bindings/arm/mediatek/
H A Dmediatek,audsys.yaml109 <&topckgen CLK_TOP_AUD_MUX1_SEL>,
110 <&topckgen CLK_TOP_AUD_MUX2_SEL>,
111 <&topckgen CLK_TOP_AUD_48K_TIMING>,
112 <&topckgen CLK_TOP_AUD_44K_TIMING>,
113 <&topckgen CLK_TOP_AUD_K1_SRC_SEL>,
114 <&topckgen CLK_TOP_AUD_K2_SRC_SEL>,
115 <&topckgen CLK_TOP_AUD_K3_SRC_SEL>,
116 <&topckgen CLK_TOP_AUD_K4_SRC_SEL>,
117 <&topckgen CLK_TOP_AUD_K1_SRC_DIV>,
118 <&topckgen CLK_TOP_AUD_K2_SRC_DIV>,
[all …]
/linux/arch/arm/boot/dts/mediatek/
H A Dmt7629.dtsi98 clocks = <&topckgen CLK_TOP_HIF_SEL>;
100 assigned-clocks = <&topckgen CLK_TOP_HIF_SEL>;
101 assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL1_D2>;
137 topckgen: syscon@10210000 { label
138 compatible = "mediatek,mt7629-topckgen", "syscon";
215 clocks = <&topckgen CLK_TOP_UART_SEL>,
226 clocks = <&topckgen CLK_TOP_UART_SEL>,
237 clocks = <&topckgen CLK_TOP_UART_SEL>,
247 clocks = <&topckgen CLK_TOP_PWM_SEL>,
251 assigned-clocks = <&topckgen CLK_TOP_PWM_SEL>;
[all …]
H A Dmt2701.dtsi126 topckgen: syscon@10000000 { label
127 compatible = "mediatek,mt2701-topckgen", "syscon";
156 clocks = <&topckgen CLK_TOP_MM_SEL>,
157 <&topckgen CLK_TOP_MFG_SEL>,
158 <&topckgen CLK_TOP_ETHIF_SEL>;
342 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
343 <&topckgen CLK_TOP_SPI0_SEL>,
389 <&topckgen CLK_TOP_FLASH_SEL>;
402 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
403 <&topckgen CLK_TOP_SPI1_SEL>,
[all …]
H A Dmt7623.dtsi226 topckgen: syscon@10000000 { label
227 compatible = "mediatek,mt7623-topckgen",
228 "mediatek,mt2701-topckgen",
277 clocks = <&topckgen CLK_TOP_MM_SEL>,
278 <&topckgen CLK_TOP_MFG_SEL>,
279 <&topckgen CLK_TOP_ETHIF_SEL>;
423 clocks = <&topckgen CLK_TOP_PWM_SEL>,
487 clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
488 <&topckgen CLK_TOP_SPI0_SEL>,
552 <&topckgen CLK_TOP_FLASH_SEL>;
[all …]
/linux/Documentation/devicetree/bindings/media/
H A Dmediatek,vcodec-decoder.yaml174 <&topckgen CLK_TOP_UNIVPLL_D2>,
175 <&topckgen CLK_TOP_CCI400_SEL>,
176 <&topckgen CLK_TOP_VDEC_SEL>,
177 <&topckgen CLK_TOP_VCODECPLL>,
179 <&topckgen CLK_TOP_VENC_LT_SEL>,
180 <&topckgen CLK_TOP_VCODECPLL_370P5>;
189 assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>,
190 <&topckgen CLK_TOP_CCI400_SEL>,
191 <&topckgen CLK_TOP_VDEC_SEL>,
194 assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>,
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dmediatek-dwmac.yaml174 <&topckgen CLK_TOP_ETHER_125M_SEL>,
175 <&topckgen CLK_TOP_ETHER_50M_SEL>,
176 <&topckgen CLK_TOP_ETHER_50M_RMII_SEL>;
177 assigned-clocks = <&topckgen CLK_TOP_ETHER_125M_SEL>,
178 <&topckgen CLK_TOP_ETHER_50M_SEL>,
179 <&topckgen CLK_TOP_ETHER_50M_RMII_SEL>;
180 assigned-clock-parents = <&topckgen CLK_TOP_ETHERPLL_125M>,
181 <&topckgen CLK_TOP_APLL1_D3>,
182 <&topckgen CLK_TOP_ETHERPLL_50M>;

123456