| /linux-5.10/include/uapi/drm/ |
| D | drm_fourcc.h | 400 * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)
417 * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)
435 * This is a tiled layout using 4Kb tiles in row-major layout.
436 * Within the tile pixels are laid out in 16 256 byte units / sub-tiles which
456 * considered to be made up of normal 128Bx32 Y tiles, Thus
471 * at index 1. A 64B CCS cache line corresponds to an area of 4x1 tiles in
482 * at index 1. A 64B CCS cache line corresponds to an area of 4x1 tiles in
509 * This is a simple tiled layout using tiles of 16x16 pixels in a row-major
521 * Each macrotile consists of m x n (mostly 4 x 4) tiles.
533 * This is a simple tiled layout using tiles of 4x4 pixels in a row-major
[all …]
|
| D | v3d_drm.h | 89 * execute the tiles that have been set up by the BCL, or a fixed set
90 * of tiles (in the case of RCL-only blits).
|
| D | vc4_drm.h | 166 /* By default, the kernel gets to choose the order that the tiles are
167 * rendered in. If this is set, then the tiles will be rendered in a
|
| /linux-5.10/Documentation/devicetree/bindings/arm/ |
| D | arm,integrator.yaml | 14 They are ARMv4, ARMv5 and ARMv6-capable using different core tiles,
15 so the system is modular and can host a variety of CPU tiles called
16 "core tiles" and referred to in the device tree as "core modules".
|
| D | arm,vexpress-juno.yaml | 18 The board consist of a motherboard and one or more daughterboards (tiles). The
20 tiles.
146 description: When describing tiles consisting of more than one DCC, its
155 the connection between the motherboard and any tiles. Sometimes the
|
| /linux-5.10/Documentation/userspace-api/media/v4l/ |
| D | pixfmt-nv12m.rst | 33 ``V4L2_PIX_FMT_NV12M`` with 16x16 macroblock tiles. Here pixels are
34 arranged in 16x16 2D tiles and tiles are arranged in linear order in
|
| D | pixfmt-reserved.rst | 250 (codenamed sunxi) platforms, with 32x32 tiles for the luminance plane
251 and 32x64 tiles for the chrominance plane. The data in each tile is
256 of tiles, resulting in 32-aligned resolutions for the luminance plane
|
| /linux-5.10/include/linux/ |
| D | fb.h | 310 __u32 length; /* number of tiles in the map */
318 __u32 width; /* number of tiles in the x-axis */
319 __u32 height; /* number of tiles in the y-axis */
331 __u32 width; /* number of tiles in the x-axis */
332 __u32 height; /* number of tiles in the y-axis */
338 __u32 width; /* number of tiles in the x-axis */
339 __u32 height; /* number of tiles in the y-axis */
342 __u32 length; /* number of tiles to draw */
359 /* all dimensions from hereon are in terms of tiles */
361 /* move a rectangular region of tiles from one area to another*/
[all …]
|
| /linux-5.10/Documentation/admin-guide/perf/ |
| D | thunderx2-pmu.rst | 9 The DMC has 8 interleaved channels and the L3C has 16 interleaved tiles.
11 to the total number of channels/tiles.
|
| /linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/fb/ |
| D | nv25.c | 33 u32 tiles = DIV_ROUND_UP(size, 0x40); in nv25_fb_tile_comp() local
34 u32 tags = round_up(tiles / fb->ram->parts, 0x40); in nv25_fb_tile_comp()
|
| D | nv36.c | 33 u32 tiles = DIV_ROUND_UP(size, 0x40); in nv36_fb_tile_comp() local
34 u32 tags = round_up(tiles / fb->ram->parts, 0x40); in nv36_fb_tile_comp()
|
| D | nv35.c | 33 u32 tiles = DIV_ROUND_UP(size, 0x40); in nv35_fb_tile_comp() local
34 u32 tags = round_up(tiles / fb->ram->parts, 0x40); in nv35_fb_tile_comp()
|
| D | nv40.c | 33 u32 tiles = DIV_ROUND_UP(size, 0x80); in nv40_fb_tile_comp() local
34 u32 tags = round_up(tiles / fb->ram->parts, 0x100); in nv40_fb_tile_comp()
|
| D | nv20.c | 46 u32 tiles = DIV_ROUND_UP(size, 0x40); in nv20_fb_tile_comp() local
47 u32 tags = round_up(tiles / fb->ram->parts, 0x40); in nv20_fb_tile_comp()
|
| D | nv30.c | 52 u32 tiles = DIV_ROUND_UP(size, 0x40); in nv30_fb_tile_comp() local
53 u32 tags = round_up(tiles / fb->ram->parts, 0x40); in nv30_fb_tile_comp()
|
| /linux-5.10/drivers/gpu/ipu-v3/ |
| D | ipu-image-convert.c | 24 * of 4*4 or 16 tiles. A conversion is then carried out for each
31 * of tiles as the output frame:
59 * output image. Tiles are numbered row major from top left to bottom
344 "task %u: ctx %p: %s format: %dx%d (%dx%d tiles), %c%c%c%c\n", in dump_format()
400 * Calculate downsizing coefficients, which are the same for all tiles,
403 * Also determine the number of tiles necessary to guarantee that no tile
459 "%s: hscale: >>%u, *8192/%u vscale: >>%u, *8192/%u, %ux%u tiles\n", in calc_image_resize_coefficients()
537 * Output tiles must start at a multiple of 8 bytes horizontally and in find_best_seam()
549 * Tiles in the right row / bottom column may not be allowed to in find_best_seam()
662 * Fill in left position and width and for all tiles in an input column, and
[all …]
|
| /linux-5.10/drivers/gpu/drm/amd/display/dc/ |
| D | dc_hw_types.h | 324 /* Specifies the number of tiles in the x direction
331 /* Specifies the number of tiles in the y direction to
369 * THIN tiles use an 8x8x1 tile size.
370 * THICK tiles use an 8x8x4 tile size.
|
| /linux-5.10/arch/arm/include/debug/ |
| D | vexpress.S | 28 @ - all other (RS1 complaint) tiles use UART mapped
|
| /linux-5.10/drivers/video/fbdev/ |
| D | gbefb.c | 690 The GBE hardware uses a tiled memory to screen mapping. Tiles are in gbefb_set_par()
693 tiles on the right and/or bottom of the screen if needed. in gbefb_set_par()
711 Tiles have the advantage that they can be allocated individually in in gbefb_set_par()
717 Tiles are still allocated as independent chunks of 64KB of in gbefb_set_par()
752 /* Tell gbe about the tiles table location */ in gbefb_set_par()
1164 printk(KERN_ERR "gbefb: couldn't allocate tiles table\n"); in gbefb_probe()
1198 /* map framebuffer memory into tiles table */ in gbefb_probe()
|
| /linux-5.10/drivers/gpu/drm/ |
| D | drm_client_modeset.c | 411 /* if this tile_pass doesn't cover any of the tiles - keep going */ in drm_client_target_preferred()
416 * all tiles left and above in drm_client_target_preferred()
437 * In case of tiled mode if all tiles not present fallback to in drm_client_target_preferred()
439 * After all tiles are present, try to find the tiled mode in drm_client_target_preferred()
442 * tile 0,0 and set to no mode for all other tiles. in drm_client_target_preferred()
700 * In case of tiled modes, if all tiles are not present in drm_client_firmware_config()
|
| /linux-5.10/arch/arm/mach-vexpress/ |
| D | Kconfig | 25 ARM core and logic (FPGA) tiles on the Versatile Express motherboard,
|
| /linux-5.10/Documentation/ABI/testing/ |
| D | sysfs-driver-hid-picolcd | 41 tiles get changed and it's not appropriate to expect the application
|
| /linux-5.10/arch/arm/ |
| D | Kconfig.debug | 1341 bool "Autodetect UART0 on Versatile Express Cortex-A core tiles"
1348 Note that this will only work with standard A-class core tiles,
1360 bool "Use PL011 UART0 at 0x1c090000 (RS1 complaint tiles)"
1365 of the tiles using the RS1 memory map, including all new A-class
1366 core tiles, FPGA-based SMMs and software models.
1369 bool "Use PL011 UART0 at 0xb0090000 (Cortex-R compliant tiles)"
1374 Cortex-R series tiles and SMMs, such as Cortex-R5 and Cortex-R7
|
| /linux-5.10/Documentation/devicetree/bindings/clock/ |
| D | arm,syscon-icst.yaml | 30 In the core modules and logic tiles, the ICST is a configurable clock fed
|
| /linux-5.10/arch/arm/boot/dts/ |
| D | arm-realview-eb.dts | 42 * core tiles.
|