Home
last modified time | relevance | path

Searched +full:ssbi +full:- +full:gpio (Results 1 – 16 of 16) sorted by relevance

/linux/arch/arm/boot/dts/qcom/
H A Dpm8018.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
9 &ssbi {
12 #interrupt-cells = <2>;
13 interrupt-controller;
14 #address-cells = <1>;
15 #size-cells = <0>;
18 compatible = "qcom,pm8018-pwrkey",
19 "qcom,pm8921-pwrkey";
21 interrupts-extended = <&pm8018 50 IRQ_TYPE_EDGE_RISING>,
24 pull-up;
[all …]
H A Dpm8821.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 /* This PMIC is used on a secondary SSBI bus */
7 interrupt-controller;
8 #interrupt-cells = <2>;
9 #address-cells = <1>;
10 #size-cells = <0>;
13 compatible = "qcom,pm8821-mpp", "qcom,ssbi-mpp";
15 gpio-controller;
16 #gpio-cells = <2>;
17 gpio-ranges = <&pm8821_mpps 0 0 4>;
[all …]
H A Dpm8058.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 &ssbi {
6 #interrupt-cells = <2>;
7 interrupt-controller;
8 #address-cells = <1>;
9 #size-cells = <0>;
12 compatible = "qcom,pm8058-pwrkey";
14 interrupts-extended = <&pm8058 50 IRQ_TYPE_EDGE_RISING>,
17 pull-up;
21 compatible = "qcom,pm8058-keypad-led";
[all …]
H A Dqcom-mdm9615.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
9 /dts-v1/;
11 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 #include <dt-bindings/clock/qcom,gcc-mdm9615.h>
13 #include <dt-bindings/clock/qcom,lcc-msm8960.h>
14 #include <dt-bindings/reset/qcom,gcc-mdm9615.h>
15 #include <dt-bindings/mfd/qcom-rpm.h>
16 #include <dt-bindings/soc/qcom,gsbi.h>
19 #address-cells = <1>;
20 #size-cells = <1>;
[all …]
H A Dqcom-msm8960.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/interrupt-controller/arm-gic.h>
5 #include <dt-bindings/clock/qcom,gcc-msm8960.h>
6 #include <dt-bindings/reset/qcom,gcc-msm8960.h>
7 #include <dt-bindings/clock/qcom,lcc-msm8960.h>
8 #include <dt-bindings/mfd/qcom-rpm.h>
9 #include <dt-bindings/soc/qcom,gsbi.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
[all …]
H A Dqcom-msm8660.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/interrupt-controller/irq.h>
5 #include <dt-bindings/interrupt-controller/arm-gic.h>
6 #include <dt-bindings/clock/qcom,gcc-msm8660.h>
7 #include <dt-bindings/soc/qcom,gsbi.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
14 interrupt-parent = <&intc>;
17 #address-cells = <1>;
[all …]
H A Dqcom-apq8064.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/clock/qcom,gcc-msm8960.h>
5 #include <dt-bindings/clock/qcom,lcc-msm8960.h>
6 #include <dt-bindings/reset/qcom,gcc-msm8960.h>
7 #include <dt-bindings/clock/qcom,mmcc-msm8960.h>
8 #include <dt-bindings/clock/qcom,rpmcc.h>
9 #include <dt-bindings/soc/qcom,gsbi.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
11 #include <dt-bindings/interrupt-controller/arm-gic.h>
[all …]
H A Dqcom-apq8060-dragonboard.dts1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2 #include <dt-bindings/input/input.h>
3 #include <dt-bindings/gpio/gpio.h>
4 #include <dt-bindings/leds/common.h>
5 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
6 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h>
7 #include "qcom-msm8660.dtsi"
12 compatible = "qcom,apq8060-dragonboard", "qcom,msm8660";
19 stdout-path = "serial0:115200n8";
23 vph: regulator-fixed {
[all …]
H A Dqcom-ipq8064.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/interrupt-controller/arm-gic.h>
5 #include <dt-bindings/mfd/qcom-rpm.h>
6 #include <dt-bindings/clock/qcom,rpmcc.h>
7 #include <dt-bindings/clock/qcom,gcc-ipq806x.h>
8 #include <dt-bindings/clock/qcom,lcc-ipq806x.h>
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/reset/qcom,gcc-ipq806x.h>
11 #include <dt-bindings/soc/qcom,gsbi.h>
[all …]
/linux/drivers/pinctrl/qcom/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
31 Qualcomm GPIO and MPP blocks found in the Qualcomm PMIC's chips,
36 tristate "Qualcomm SSBI PMIC pin controller driver"
46 Qualcomm GPIO and MPP blocks found in the Qualcomm PMIC's chips,
47 which are using SSBI for communication with SoC. Example PMIC's
H A Dpinctrl-ipq8064.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include "pinctrl-msm.h"
88 #define DECLARE_IPQ_GPIO_PINS(pin) static const unsigned int gpio##pin##_pins[] = { pin }
165 .grp = PINCTRL_PINGROUP("gpio" #id, \
166 gpio##id##_pins, \
167 ARRAY_SIZE(gpio##id##_pins)), \
214 .mux_bit = -1, \
217 .oe_bit = -1, \
218 .in_bit = -1, \
219 .out_bit = -1, \
[all …]
H A Dpinctrl-ssbi-gpio.c1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <linux/gpio/driver.h>
18 #include <linux/pinctrl/pinconf-generic.h>
23 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
26 #include "../pinctrl-utils.h"
45 /* GPIO registers */
60 * struct pm8xxx_pin_data - dynamic configuration for a pin
65 * @open_drain: output buffer configured as open-drain (vs push-pull)
70 * @output_strength: selector of output-strength
100 {"qcom,drive-strength", PM8XXX_QCOM_DRIVE_STRENGH, 0},
[all …]
H A Dpinctrl-ssbi-mpp.c1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <linux/gpio/driver.h>
18 #include <linux/pinctrl/pinconf-generic.h>
23 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h>
26 #include "../pinctrl-utils.h"
91 * struct pm8xxx_pin_data - dynamic configuration for a pin
136 {"qcom,amux-route", PM8XXX_CONFIG_AMUX, 0},
137 {"qcom,analog-level", PM8XXX_CONFIG_ALEVEL, 0},
176 switch (pin->mode) { in pm8xxx_mpp_update()
178 if (pin->dtest) { in pm8xxx_mpp_update()
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,ipq8064-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,ipq8064-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
16 - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#
20 const: qcom,ipq8064-pinctrl
28 gpio-reserved-ranges: true
31 "-state$":
33 - $ref: "#/$defs/qcom-ipq8064-tlmm-state"
[all …]
/linux/Documentation/devicetree/bindings/mfd/
H A Dqcom-pm8xxx.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/qcom-pm8xxx.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm PM8xxx PMIC multi-function devices
10 - Satya Priya <quic_c_skakit@quicinc.com>
19 - enum:
20 - qcom,pm8058
21 - qcom,pm8821
22 - qcom,pm8901
[all …]
/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
88 F: drivers/scsi/3w-*
[all …]