Home
last modified time | relevance | path

Searched full:spec (Results 1 – 25 of 256) sorted by relevance

1234567891011

/qemu/python/qemu/qmp/
H A Dmodels.py5 structures that the QMP spec mandates; they are used to verify incoming
6 data to make sure it conforms to spec.
57 Defined in qmp-spec.rst, section "Server Greeting".
85 Defined in qmp-spec.rst, section "Server Greeting".
107 Defined in qmp-spec.rst, section "Error".
129 Defined in qmp-spec.rst, section "Error".
/qemu/hw/scsi/
H A Dsrp.h107 * We need the packed attribute because the SRP spec puts the list of
137 * The SRP spec defines the size of the LOGIN_RSP structure to be 52
178 * We need the packed attribute because the SRP spec only aligns the
196 * We need the packed attribute because the SRP spec only aligns the
227 * The SRP spec defines the size of the RSP structure to be 36 bytes,
/qemu/include/hw/pci/
H A Dpci_regs.h6 #define PCI_PM_CAP_VER_1_1 0x0002 /* PCI PM spec ver. 1.1 */
7 #define PCI_PM_CAP_VER_1_2 0x0003 /* PCI PM spec ver. 1.2 */
/qemu/hw/usb/
H A Dhcd-ehci.h46 /* EHCI spec version 1.0 Section 3.3
77 /* EHCI spec version 1.0 Section 3.4
121 /* EHCI spec version 1.0 Section 3.5
151 /* EHCI spec version 1.0 Section 3.6
205 /* EHCI spec version 1.0 Section 3.7
273 * EHCI spec version 1.0 Section 2.3
/qemu/docs/specs/
H A Dindex.rst28 vmw_pvscsi-spec
30 ivshmem-spec
H A Dstandard-vga.rst19 PCI spec
70 MMIO area spec
H A Driscv-iommu.rst6 QEMU implements a RISC-V IOMMU emulation based on the RISC-V IOMMU spec
31 defined by the spec but its operation is OS dependent.
/qemu/include/semihosting/
H A Dcommon-semi.h31 * https://github.com/riscv/riscv-semihosting-spec/blob/main/riscv-semihosting-spec.adoc
/qemu/docs/system/devices/
H A Divshmem-flat.rst32 the MMR region, and their functions, follow the ivshmem spec, so they work
33 exactly as in the ivshmem PCI device (see ./specs/ivshmem-spec.txt).
/qemu/tests/tcg/s390x/
H A Dvfminmax.c286 const char *spec = test->table[it.cls[0]][it.cls[1]]; in main() local
294 if (strcmp(spec, "T(a)") == 0 || in main()
295 strcmp(spec, "Xi: T(a)") == 0) { in main()
297 } else if (strcmp(spec, "T(b)") == 0 || in main()
298 strcmp(spec, "Xi: T(b)") == 0) { in main()
300 } else if (strcmp(spec, "Xi: T(a*)") == 0) { in main()
303 } else if (strcmp(spec, "Xi: T(b*)") == 0) { in main()
306 } else if (strcmp(spec, "T(M(a,b))") == 0) { in main()
324 fprintf(stderr, "Unexpected spec: %s\n", spec); in main()
327 xi_exp |= spec[0] == 'X'; in main()
/qemu/qapi/
H A Dpragma.json93 'BlockdevVmdkAdapterType', # blockdev-create (to match VMDK spec)
94 'BlockdevVmdkSubformat', # blockdev-create (to match VMDK spec)
H A Dvirtio.json243 # "VIRTIO_F_VERSION_1: Device compliant for v1 spec (legacy)"
252 # "VIRTIO_F_VERSION_1: Device compliant for v1 spec (legacy)",
305 # "VIRTIO_F_VERSION_1: Device compliant for v1 spec (legacy)"
317 # "VIRTIO_F_VERSION_1: Device compliant for v1 spec (legacy)",
351 # "VIRTIO_F_VERSION_1: Device compliant for v1 spec (legacy)",
393 # "VIRTIO_F_VERSION_1: Device compliant for v1 spec (legacy)"
424 # "VIRTIO_F_VERSION_1: Device compliant for v1 spec (legacy)",
H A Dcontrol.json28 # :doc:`/interop/qmp-spec`)
47 # qmp-spec.rst for more information on OOB)
/qemu/docs/system/i386/
H A Damd-memory-encryption.rst50 See SEV API Spec ([SEVAPI]_) section 3 and 6.2 for more details.
95 See SEV API Spec ([SEVAPI]_) 'Launching a guest' usage flow (Appendix A) for the
125 it in the exact same way as it is calculated by the AMD-SP. SEV API Spec
141 is the last 16 bytes of the base64-decoded data field (see SEV API Spec
203 in the attestation report. See the SEV-SNP spec for further details.
/qemu/tests/qtest/
H A Dfuzz-sdcard-test.c22 " -device sdhci-pci,sd-spec-version=3" in oss_fuzz_29225()
65 " -device sdhci-pci,sd-spec-version=3 " in oss_fuzz_36217()
99 " -device sdhci-pci,sd-spec-version=3" in oss_fuzz_36391()
/qemu/include/exec/
H A Dgdbstub.h51 * @port_or_device: connection spec for gdb
55 * system emulation you can use a full chardev spec for your gdbserver
/qemu/linux-headers/linux/
H A Dvhost.h152 * the device id defined in virtio-spec.
156 * of the device status defined in virtio-spec.
161 * definition of the device config defined in virtio-spec.
/qemu/hw/pci/
H A Dpci_bridge.c135 limit |= 0xfff; /* PCI bridge spec 3.2.5.6. */ in pci_bridge_get_limit()
143 limit |= 0xfffff; /* PCI bridge spec 3.2.5.{1, 8}. */ in pci_bridge_get_limit()
315 * in the PCI-to-PCI-bridge spec. So we don't touch them here. in pci_bridge_reset()
353 * therefore per the PCI to PCI bridge spec we must also implement in pci_bridge_initfn()
/qemu/block/
H A Dvhdx.c219 * in the VHDX spec (and elsewhere).
352 * This follows the VHDX spec procedures for header updates.
404 * The VHDX spec calls for header updates to be performed twice, so that both
557 /* Per spec, maximum region table entry count is 2047 */ in vhdx_open_region_tables()
603 * we do not understand. per spec, we must fail to open */ in vhdx_open_region_tables()
742 * we do not understand. per spec, we must fail to open */ in vhdx_parse_metadata()
841 * later on, and they are all guaranteed (per the spec) to be powers of 2, in vhdx_parse_metadata()
910 * Allow that the last block exists only partially. The VHDX spec in vhdx_check_bat_entries()
1033 * The spec dictates that a new value should be used for the first in vhdx_open()
1061 /* the VHDX spec dictates that virtual_disk_size is always a multiple of in vhdx_open()
[all …]
/qemu/docs/interop/
H A Dindex.rst22 qmp-spec
/qemu/tests/unit/
H A Dtest-crypto-block.c420 return "LUKS header hash spec is not NUL terminated"; in luks_bad_null_term_hash_spec()
600 g_test_add_data_func("/crypto/block/luks/bad/hash-spec-nul-term", in main()
636 g_test_add_data_func("/crypto/block/luks/bad/hash-spec-empty", in main()
639 g_test_add_data_func("/crypto/block/luks/bad/hash-spec-unknown", in main()
/qemu/include/hw/arm/
H A Dnrf51.h7 * Product Spec: http://infocenter.nordicsemi.com/pdf/nRF51822_PS_v3.1.pdf
/qemu/include/hw/firmware/
H A Dsmbios.h211 /* SMBIOS spec 3.0.0, Table 21 */
244 /* SMBIOS spec v2.6+ */
/qemu/hw/i386/
H A Dacpi-common.c43 /* ACPI spec says that LAPIC entry for non present in pc_madt_cpu_entry()
92 * ACPI spec, Revision 1.0b
/qemu/include/hw/misc/
H A Divshmem-flat.h39 /* Ivshmem registers. See ./docs/specs/ivshmem-spec.txt for details. */

1234567891011