Home
last modified time | relevance | path

Searched +full:sg2042 +full:- +full:msi (Results 1 – 5 of 5) sorted by relevance

/linux-6.15/Documentation/devicetree/bindings/interrupt-controller/
Dsophgo,sg2042-msi.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/sophgo,sg2042-msi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Sophgo SG2042 MSI Controller
10 - Chen Wang <unicorn_wang@outlook.com>
13 This interrupt controller is in Sophgo SG2042 for transforming interrupts from
14 PCIe MSI to PLIC interrupts.
17 - $ref: /schemas/interrupt-controller/msi-controller.yaml#
21 const: sophgo,sg2042-msi
[all …]
/linux-6.15/drivers/irqchip/
Dirq-sg2042-msi.c1 // SPDX-License-Identifier: GPL-2.0
3 * SG2042 MSI Controller
15 #include <linux/msi.h>
20 #include "irq-msi-lib.h"
40 guard(mutex)(&data->msi_map_lock); in sg2042_msi_allocate_hwirq()
41 first = bitmap_find_free_region(data->msi_map, data->num_irqs, in sg2042_msi_allocate_hwirq()
43 return first >= 0 ? first : -ENOSPC; in sg2042_msi_allocate_hwirq()
48 guard(mutex)(&data->msi_map_lock); in sg2042_msi_free_hwirq()
49 bitmap_release_region(data->msi_map, hwirq, get_count_order(num_req)); in sg2042_msi_free_hwirq()
55 int bit_off = d->hwirq; in sg2042_msi_irq_ack()
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
116 tristate "Broadcom BCM2712 MSI-X Interrupt Peripheral support"
125 Enable support for the Broadcom BCM2712 MSI-X target peripheral
126 (MIP) needed by brcmstb PCIe to handle MSI-X interrupts on
138 tristate "Broadcom STB 7038-style L1/L2 interrupt controller driver"
146 tristate "Broadcom STB 7120-style L2 interrupt controller driver"
200 will be called irq-lan966x-oic.
241 bool "J-Core integrated AIC" if COMPILE_TEST
245 Support for the J-Core integrated AIC.
256 interrupt pins, as found on SH/R-Mobile and R-Car Gen1 SoCs.
[all …]
DMakefile1 # SPDX-License-Identifier: GPL-2.0
2 obj-$(CONFIG_IRQCHIP) += irqchip.o
4 obj-$(CONFIG_AL_FIC) += irq-al-fic.o
5 obj-$(CONFIG_ALPINE_MSI) += irq-alpine-msi.o
6 obj-$(CONFIG_ATH79) += irq-ath79-cpu.o
7 obj-$(CONFIG_ATH79) += irq-ath79-misc.o
8 obj-$(CONFIG_ARCH_BCM2835) += irq-bcm2835.o
9 obj-$(CONFIG_ARCH_BCM2835) += irq-bcm2836.o
10 obj-$(CONFIG_ARCH_ACTIONS) += irq-owl-sirq.o
11 obj-$(CONFIG_DAVINCI_CP_INTC) += irq-davinci-cp-intc.o
[all …]
/linux-6.15/arch/riscv/boot/dts/sophgo/
Dsg2042.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
6 /dts-v1/;
7 #include <dt-bindings/clock/sophgo,sg2042-clkgen.h>
8 #include <dt-bindings/clock/sophgo,sg2042-pll.h>
9 #include <dt-bindings/clock/sophgo,sg2042-rpgate.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
11 #include <dt-bindings/reset/sophgo,sg2042-reset.h>
13 #include "sg2042-cpus.dtsi"
16 compatible = "sophgo,sg2042";
17 #address-cells = <2>;
[all …]