Home
last modified time | relevance | path

Searched +full:rx +full:- +full:tx (Results 1 – 25 of 1054) sorted by relevance

12345678910>>...43

/linux-5.10/drivers/firmware/tegra/
Divc.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2014-2016, NVIDIA CORPORATION. All rights reserved.
47 * This structure is divided into two-cache aligned parts, the first is only
48 * written through the tx.channel pointer, while the second is only written
49 * through the rx.channel pointer. This delineates ownership of the cache
50 * lines, which is critical to performance and necessary in non-cache coherent
62 } tx; member
68 } rx; member
73 if (!ivc->peer) in tegra_ivc_invalidate()
76 dma_sync_single_for_cpu(ivc->peer, phys, TEGRA_IVC_ALIGN, in tegra_ivc_invalidate()
[all …]
/linux-5.10/drivers/net/wireless/ti/wl18xx/
Ddebugfs.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (C) 2011-2012 Texas Instruments
45 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_prepared_descs, "%u");
46 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_cmplt, "%u");
47 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_template_prepared, "%u");
48 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_data_prepared, "%u");
49 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_template_programmed, "%u");
50 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_data_programmed, "%u");
51 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_burst_programmed, "%u");
52 WL18XX_DEBUGFS_FWSTATS_FILE(tx, tx_starts, "%u");
[all …]
/linux-5.10/drivers/net/phy/
Dlinkmode.c1 // SPDX-License-Identifier: GPL-2.0+
5 * linkmode_resolve_pause - resolve the allowable pause modes
19 * 0 1 1 1 TX
21 * 1 X 1 X TX+RX
22 * 1 1 0 1 RX
47 * linkmode_set_pause - set the pause mode advertisement
49 * @tx: boolean from ethtool struct ethtool_pauseparam tx_pause member
50 * @rx: boolean from ethtool struct ethtool_pauseparam rx_pause member
53 * capabilities of provided in @tx and @rx.
56 * tx rx Pause AsymDir
[all …]
/linux-5.10/drivers/staging/gdm724x/
Dgdm_usb.c1 // SPDX-License-Identifier: GPL-2.0
61 struct usb_device *usbdev = udev->usbdev; in request_mac_address()
63 int ret = -1; in request_mac_address()
65 hci->cmd_evt = gdm_cpu_to_dev16(udev->gdm_ed, LTE_GET_INFORMATION); in request_mac_address()
66 hci->len = gdm_cpu_to_dev16(udev->gdm_ed, 1); in request_mac_address()
67 hci->data[0] = MAC_ADDRESS; in request_mac_address()
72 udev->request_mac_addr = 1; in request_mac_address()
84 ret = -ENOMEM; in alloc_tx_struct()
88 t->urb = usb_alloc_urb(0, GFP_ATOMIC); in alloc_tx_struct()
92 t->buf = kmalloc(len, GFP_ATOMIC); in alloc_tx_struct()
[all …]
/linux-5.10/drivers/net/ethernet/brocade/bna/
Dbna_tx_rx.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Linux network driver for QLogic BR-series Converged Network Adapter.
6 * Copyright (c) 2005-2014 Brocade Communications Systems, Inc.
7 * Copyright (c) 2014-2015 QLogic Corporation
18 ib->coalescing_timeo = coalescing_timeo; in bna_ib_coalescing_timeo_set()
19 ib->door_bell.doorbell_ack = BNA_DOORBELL_IB_INT_ACK( in bna_ib_coalescing_timeo_set()
20 (u32)ib->coalescing_timeo, 0); in bna_ib_coalescing_timeo_set()
27 (rxf)->vlan_pending_bitmask = (u8)BFI_VLAN_BMASK_ALL; \
28 (rxf)->vlan_strip_pending = true; \
33 if ((rxf)->rss_status == BNA_STATUS_T_ENABLED) \
[all …]
Dbfa_defs_cna.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Linux network driver for QLogic BR-series Converged Network Adapter.
6 * Copyright (c) 2005-2014 Brocade Communications Systems, Inc.
7 * Copyright (c) 2014-2015 QLogic Corporation
19 u64 tx_frames; /*!< Tx frames */
20 u64 tx_words; /*!< Tx words */
21 u64 tx_lip; /*!< Tx LIP */
22 u64 tx_nos; /*!< Tx NOS */
23 u64 tx_ols; /*!< Tx OLS */
24 u64 tx_lr; /*!< Tx LR */
[all …]
/linux-5.10/drivers/net/ethernet/microchip/
Dlan743x_main.c1 /* SPDX-License-Identifier: GPL-2.0+ */
23 pci_release_selected_regions(adapter->pdev, in lan743x_pci_cleanup()
24 pci_select_bars(adapter->pdev, in lan743x_pci_cleanup()
26 pci_disable_device(adapter->pdev); in lan743x_pci_cleanup()
35 adapter->pdev = pdev; in lan743x_pci_init()
40 netif_info(adapter, probe, adapter->netdev, in lan743x_pci_init()
42 pdev->vendor, pdev->device); in lan743x_pci_init()
55 pci_disable_device(adapter->pdev); in lan743x_pci_init()
63 return ioread32(&adapter->csr.csr_address[offset]); in lan743x_csr_read()
69 iowrite32(data, &adapter->csr.csr_address[offset]); in lan743x_csr_write()
[all …]
/linux-5.10/drivers/net/wireless/broadcom/b43/
Dradio_2055.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 #define B2055_C1_SP_RXGC1 0x07 /* SP RX GC1 Core 1 */
16 #define B2055_C1_SP_RXGC2 0x08 /* SP RX GC2 Core 1 */
17 #define B2055_C2_SP_RXGC1 0x09 /* SP RX GC1 Core 2 */
18 #define B2055_C2_SP_RXGC2 0x0A /* SP RX GC2 Core 2 */
21 #define B2055_C1_SP_TXGC1 0x0D /* SP TX GC1 Core 1 */
22 #define B2055_C1_SP_TXGC2 0x0E /* SP TX GC2 Core 1 */
23 #define B2055_C2_SP_TXGC1 0x0F /* SP TX GC1 Core 2 */
24 #define B2055_C2_SP_TXGC2 0x10 /* SP TX GC2 Core 2 */
30 #define B2055_C1_PD_TX 0x16 /* PD Core 1 TX */
[all …]
/linux-5.10/drivers/net/ethernet/pasemi/
Dpasemi_mac_ethtool.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2006-2008 PA Semi, Inc
19 { "rx-drops" },
20 { "rx-bytes" },
21 { "rx-packets" },
22 { "rx-broadcast-packets" },
23 { "rx-multicast-packets" },
24 { "rx-crc-errors" },
25 { "rx-undersize-errors" },
26 { "rx-oversize-errors" },
[all …]
/linux-5.10/drivers/usb/musb/
Dcppi_dma.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2005-2006 by Texas Instruments
6 * For now it's DaVinci-only, but CPPI isn't specific to DaVinci or USB.
21 /* CPPI DMA status 7-mar-2006:
23 * - See musb_{host,gadget}.c for more info
25 * - Correct RX DMA generally forces the engine into irq-per-packet mode,
26 * which can easily saturate the CPU under non-mass-storage loads.
28 * NOTES 24-aug-2006 (2.6.18-rc4):
30 * - peripheral RXDMA wedged in a test with packets of length 512/512/1.
33 * and RX DMA0: 4 left, 80000000 8feff880, 8feff860 8feff860; 8f321401
[all …]
/linux-5.10/sound/soc/mediatek/common/
Dmtk-btcvsd.c1 // SPDX-License-Identifier: GPL-2.0
15 #define BTCVSD_SND_NAME "mtk-btcvsd-snd"
27 /* TX */
32 /* RX */
130 spinlock_t tx_lock; /* spinlock for bt tx stream control */
131 spinlock_t rx_lock; /* spinlock for bt rx stream control */
135 struct mtk_btcvsd_snd_stream *tx; member
136 struct mtk_btcvsd_snd_stream *rx; member
195 regmap_update_bits(bt->infra, bt->infra_misc_offset, in mtk_btcvsd_snd_irq_enable()
196 bt->conn_bt_cvsd_mask, 0); in mtk_btcvsd_snd_irq_enable()
[all …]
/linux-5.10/drivers/spi/
Dspi-loopback-test.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * linux/drivers/spi/spi-loopback-test.c
23 #include "spi-test.h"
37 /* the device is jumpered for loopback - enabling some rx_buf tests */
57 static int run_only_test = -1;
60 "only run the test with this number (0-based !)");
68 /* check rx ranges */
77 .description = "tx/rx-transfer - start of page",
85 .tx_buf = TX(0),
86 .rx_buf = RX(0),
[all …]
Dspi-dln2.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for the Diolan DLN-2 USB-SPI adapter
107 } tx; in dln2_spi_enable() local
108 unsigned len = sizeof(tx); in dln2_spi_enable()
110 tx.port = dln2->port; in dln2_spi_enable()
114 len -= sizeof(tx.wait_for_completion); in dln2_spi_enable()
116 tx.wait_for_completion = DLN2_TRANSFERS_WAIT_COMPLETE; in dln2_spi_enable()
120 return dln2_transfer_tx(dln2->pdev, cmd, &tx, len); in dln2_spi_enable()
128 * Ex: cs_mask = 0x03 -> CS0 & CS1 will be selected and the next WR/RD operation
136 } tx; in dln2_spi_cs_set() local
[all …]
/linux-5.10/net/tipc/
Dcrypto.c1 // SPDX-License-Identifier: GPL-2.0
75 STAT_BADKEYS, /* tx only */
76 STAT_BADMSGS = STAT_BADKEYS, /* rx only */
94 * struct tipc_key - TIPC keys' status indicator
97 * +-----+-----+-----+-----+-----+-----+-----+-----+
99 * +-----+-----+-----+-----+-----+-----+-----+-----+
103 #define KEY_MASK ((1 << KEY_BITS) - 1)
109 passive:2, /* rx only */
113 passive:2, /* rx only */
125 * struct tipc_tfm - TIPC TFM structure to form a list of TFMs
[all …]
/linux-5.10/drivers/net/ethernet/aquantia/atlantic/hw_atl/
Dhw_atl_llh.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright (C) 2014-2019 aQuantia Corporation
5 * Copyright (C) 2019-2020 Marvell International Ltd.
59 /* get rx dma good octet counter */
62 /* get rx dma good packet counter */
65 /* get tx dma good octet counter */
68 /* get tx dma good packet counter */
71 /* get msm rx errors counter register */
74 /* get msm rx unicast frames counter register */
77 /* get msm rx multicast frames counter register */
[all …]
/linux-5.10/drivers/net/ethernet/intel/e1000e/
Dregs.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 1999 - 2018 Intel Corporation. */
7 #define E1000_CTRL 0x00000 /* Device Control - RW */
8 #define E1000_STATUS 0x00008 /* Device Status - RO */
9 #define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */
10 #define E1000_EERD 0x00014 /* EEPROM Read - RW */
11 #define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */
12 #define E1000_FLA 0x0001C /* Flash Access - RW */
13 #define E1000_MDIC 0x00020 /* MDI Control - RW */
14 #define E1000_SCTL 0x00024 /* SerDes Control - RW */
[all …]
/linux-5.10/drivers/net/ethernet/sun/
Dsunqe.h1 /* SPDX-License-Identifier: GPL-2.0 */
15 #define GLOB_MSIZE 0x0cUL /* Local-memory Size */
45 /* The following registers are for per-qe channel information/status. */
48 #define CREG_RXDS 0x08UL /* RX descriptor ring ptr */
49 #define CREG_TXDS 0x0cUL /* TX descriptor ring ptr */
50 #define CREG_RIMASK 0x10UL /* RX Interrupt Mask */
51 #define CREG_TIMASK 0x14UL /* TX Interrupt Mask */
54 #define CREG_RXWBUFPTR 0x20UL /* Local memory rx write ptr */
55 #define CREG_RXRBUFPTR 0x24UL /* Local memory rx read ptr */
56 #define CREG_TXWBUFPTR 0x28UL /* Local memory tx write ptr */
[all …]
Dsungem.h1 /* SPDX-License-Identifier: GPL-2.0 */
26 #define GREG_SEBSTATE_RXWON 0x00000004 /* RX won internal arbitration */
30 #define GREG_CFG_TXDMALIM 0x0000003e /* TX DMA grant limit */
31 #define GREG_CFG_RXDMALIM 0x000007c0 /* RX DMA grant limit */
34 #define GREG_CFG_ENBUG2FIX 0x00001000 /* Fix Rx hang after overflow */
39 * This auto-clearing does not occur when the alias at GREG_STAT2
45 #define GREG_STAT_TXINTME 0x00000001 /* TX INTME frame transferred */
46 #define GREG_STAT_TXALL 0x00000002 /* All TX frames transferred */
47 #define GREG_STAT_TXDONE 0x00000004 /* One TX frame transferred */
48 #define GREG_STAT_RXDONE 0x00000010 /* One RX frame arrived */
[all …]
/linux-5.10/sound/arm/
Daaci.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * linux/sound/arm/aaci.c - ARM PrimeCell AACI PL041 driver
19 #define AACI_RXCR 0x000 /* 29 bits Control Rx FIFO */
20 #define AACI_TXCR 0x004 /* 17 bits Control Tx FIFO */
49 * TX/RX fifo control register (CR). P48
74 #define SR_RXTOFE (1 << 11) /* rx timeout fifo empty */
75 #define SR_TXTO (1 << 10) /* rx timeout fifo nonempty */
76 #define SR_TXU (1 << 9) /* tx underrun */
77 #define SR_RXO (1 << 8) /* rx overrun */
78 #define SR_TXB (1 << 7) /* tx busy */
[all …]
/linux-5.10/Documentation/devicetree/bindings/net/
Dmicrel-ksz90x1.txt8 Note that these settings are applied after any phy-specific fixup from
17 skew values actually increase in 120ps steps, starting from -840ps. The
28 -----------------------------------------------------
29 0 -840ps 0000
30 200 -720ps 0001
31 400 -600ps 0010
32 600 -480ps 0011
33 800 -360ps 0100
34 1000 -240ps 0101
35 1200 -120ps 0110
[all …]
/linux-5.10/tools/spi/
Dspidev_test.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * Cross-compile with cross-gcc -I/path/to/cross-kernel/include
71 while (length-- > 0) { in hex_dump()
91 * Unescape - process hexadecimal escape character
92 * converts shell input "\x23" -> 0x23
118 static void transfer(int fd, uint8_t const *tx, uint8_t const *rx, size_t len) in transfer() argument
123 .tx_buf = (unsigned long)tx, in transfer()
124 .rx_buf = (unsigned long)rx, in transfer()
155 hex_dump(tx, len, 32, "TX"); in transfer()
162 ret = write(out_fd, rx, len); in transfer()
[all …]
/linux-5.10/drivers/net/ethernet/mellanox/mlx5/core/steering/
Ddr_table.c1 // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
14 if (action && action->action_type != DR_ACTION_TYP_FT) in mlx5dr_table_set_miss_action()
15 return -EOPNOTSUPP; in mlx5dr_table_set_miss_action()
17 mlx5dr_domain_lock(tbl->dmn); in mlx5dr_table_set_miss_action()
19 if (!list_empty(&tbl->matcher_list)) in mlx5dr_table_set_miss_action()
20 last_matcher = list_last_entry(&tbl->matcher_list, in mlx5dr_table_set_miss_action()
24 if (tbl->dmn->type == MLX5DR_DOMAIN_TYPE_NIC_RX || in mlx5dr_table_set_miss_action()
25 tbl->dmn->type == MLX5DR_DOMAIN_TYPE_FDB) { in mlx5dr_table_set_miss_action()
27 last_htbl = last_matcher->rx.e_anchor; in mlx5dr_table_set_miss_action()
29 last_htbl = tbl->rx.s_anchor; in mlx5dr_table_set_miss_action()
[all …]
/linux-5.10/drivers/net/ethernet/broadcom/
Db44.h1 /* SPDX-License-Identifier: GPL-2.0 */
17 #define B44_BIST_STAT 0x000CUL /* Built-In Self-Test Status */
43 #define ISTAT_RX 0x00010000 /* RX Interrupt */
44 #define ISTAT_TX 0x01000000 /* TX Interrupt */
56 #define B44_TXBURST 0x00A0UL /* TX Max Burst Length */
57 #define B44_RXBURST 0x00A4UL /* RX Max Burst Length */
71 #define B44_DMATX_CTRL 0x0200UL /* DMA TX Control */
77 #define B44_DMATX_ADDR 0x0204UL /* DMA TX Descriptor Ring Address */
78 #define B44_DMATX_PTR 0x0208UL /* DMA TX Last Posted Descriptor */
79 #define B44_DMATX_STAT 0x020CUL /* DMA TX Current Active Desc. + Status */
[all …]
/linux-5.10/drivers/net/ethernet/intel/igb/
De1000_regs.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 2007 - 2018 Intel Corporation. */
7 #define E1000_CTRL 0x00000 /* Device Control - RW */
8 #define E1000_STATUS 0x00008 /* Device Status - RO */
9 #define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */
10 #define E1000_EERD 0x00014 /* EEPROM Read - RW */
11 #define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */
12 #define E1000_MDIC 0x00020 /* MDI Control - RW */
13 #define E1000_MDICNFG 0x00E04 /* MDI Config - RW */
14 #define E1000_SCTL 0x00024 /* SerDes Control - RW */
[all …]
/linux-5.10/Documentation/userspace-api/media/cec/
Dcec-pin-error-inj.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
7 has low-level support for the CEC bus. Most hardware today will have
8 high-level CEC support where the hardware deals with driving the CEC bus,
17 Currently only the cec-gpio driver (when the CEC line is directly
18 connected to a pull-up GPIO line) and the AllWinner A10/A20 drm driver
23 now an ``error-inj`` file.
30 With ``cat error-inj`` you can see both the possible commands and the current
33 $ cat /sys/kernel/debug/cec/cec0/error-inj
35 # clear clear all rx and tx error injections
36 # rx-clear clear all rx error injections
[all …]

12345678910>>...43