Home
last modified time | relevance | path

Searched +full:rtl8723bs +full:- +full:bt (Results 1 – 4 of 4) sorted by relevance

/linux-5.10/Documentation/devicetree/bindings/net/
Drealtek-bluetooth.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/realtek-bluetooth.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RTL8723BS/RTL8723CS/RTL8822CS Bluetooth Device Tree Bindings
10 - Vasily Khoruzhick <anarsoul@gmail.com>
11 - Alistair Francis <alistair@alistair23.me>
14 RTL8723CS/RTL8723CS/RTL8822CS is WiFi + BT chip. WiFi part is connected over
15 SDIO, while BT is connected over serial. It speaks H5 protocol with few
21 - const: "realtek,rtl8723bs-bt"
[all …]
/linux-5.10/drivers/staging/rtl8723bs/os_dep/
Dsdio_intf.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright(c) 2007 - 2012 Realtek Corporation. All rights reserved.
47 .r871xs_drv.name = "rtl8723bs",
61 if (!psdpriv->if1) { in sd_sync_int_hdl()
67 sd_int_hdl(psdpriv->if1); in sd_sync_int_hdl()
77 psdio_data = &dvobj->intf_data; in sdio_alloc_irq()
78 func = psdio_data->func; in sdio_alloc_irq()
84 dvobj->drv_dbg.dbg_sdio_alloc_irq_error_cnt++; in sdio_alloc_irq()
87 dvobj->drv_dbg.dbg_sdio_alloc_irq_cnt++; in sdio_alloc_irq()
88 dvobj->irq_alloc = 1; in sdio_alloc_irq()
[all …]
/linux-5.10/drivers/bluetooth/
Dhci_h5.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Bluetooth HCI Three-wire UART driver
34 * Maximum Three-wire packet:
35 * 4 byte header + max value for 12-bit length + 2 bytes for CRC
39 /* Convenience macros for reading Three-wire header values */
113 struct h5 *h5 = hu->priv; in h5_link_control()
124 skb_queue_tail(&h5->unrel, nskb); in h5_link_control()
130 return h5->tx_win & 0x07; in h5_cfg_field()
138 struct hci_uart *hu = h5->hu; in h5_timed_event()
142 BT_DBG("%s", hu->hdev->name); in h5_timed_event()
[all …]
/linux-5.10/drivers/staging/rtl8723bs/hal/
Drtl8723b_hal_init.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright(c) 2007 - 2013 Realtek Corporation. All rights reserved.
53 u32 blockSize_p1 = 4; /* (Default) Phase #1 : PCI muse use 4-byte write to download FW */ in _BlockWrite()
54 u32 blockSize_p2 = 8; /* Phase #2 : Use 8-byte, if Phase#1 use big size to write FW. */ in _BlockWrite()
55 u32 blockSize_p3 = 1; /* Phase #3 : Use 1-byte, the remnant of FW image. */ in _BlockWrite()
102 (buffSize-offset), in _BlockWrite()
120 (buffSize-offset), blockSize_p3, blockCount_p3)); in _BlockWrite()
184 RT_TRACE(_module_hal_init_c_, _drv_info_, ("_WriteFW Done- for Normal chip.\n")); in _WriteFW()
235 if (value32 & FWDL_ChkSum_rpt || adapter->bSurpriseRemoved || adapter->bDriverStopped) in polling_fwdl_chksum()
238 } while (jiffies_to_msecs(jiffies-start) < timeout_ms || cnt < min_cnt); in polling_fwdl_chksum()
[all …]