Searched +full:regulator +full:- +full:enable +full:- +full:ramp +full:- +full:delay (Results 1 – 25 of 189) sorted by relevance
12345678
/linux-5.10/arch/arm64/boot/dts/mediatek/ |
D | mt6358.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 9 interrupt-controller; 10 interrupt-parent = <&pio>; 12 #interrupt-cells = <2>; 15 compatible = "mediatek,mt6358-sound"; 19 compatible = "mediatek,mt6358-regulator"; 22 regulator-name = "vdram1"; 23 regulator-min-microvolt = <500000>; 24 regulator-max-microvolt = <2087500>; 25 regulator-ramp-delay = <12500>; [all …]
|
D | mt8173-evb.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 7 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 13 compatible = "mediatek,mt8173-evb", "mediatek,mt8173"; 30 compatible = "hdmi-connector"; 36 remote-endpoint = <&hdmi0_out>; 42 compatible = "linux,extcon-usb-gpio"; 43 id-gpio = <&pio 16 GPIO_ACTIVE_HIGH>; 46 usb_p1_vbus: regulator@0 { 47 compatible = "regulator-fixed"; [all …]
|
D | mt8173-elm.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 6 #include <dt-bindings/input/input.h> 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/regulator/dlg,da9211-regulator.h> 9 #include <dt-bindings/gpio/gpio.h> 19 compatible = "pwm-backlight"; 21 power-supply = <&bl_fixed_reg>; 22 enable-gpios = <&pio 95 GPIO_ACTIVE_HIGH>; 24 pinctrl-names = "default"; 25 pinctrl-0 = <&disp_pwm0_pins>; [all …]
|
/linux-5.10/Documentation/devicetree/bindings/regulator/ |
D | mt6358-regulator.txt | 1 MediaTek MT6358 Regulator 4 subnodes of the MT6358 regulators node. Each regulator is named according 5 to its regulator type, buck_<name> and ldo_<name>. The definition for each 7 Documentation/devicetree/bindings/regulator/regulator.txt. 27 compatible = "mediatek,mt6358-regulator"; 30 regulator-compatible = "buck_vdram1"; 31 regulator-name = "vdram1"; 32 regulator-min-microvolt = <500000>; 33 regulator-max-microvolt = <2087500>; 34 regulator-ramp-delay = <12500>; [all …]
|
D | mt6397-regulator.txt | 1 Mediatek MT6397 Regulator 4 - compatible: "mediatek,mt6397-regulator" 5 - mt6397regulator: List of regulators provided by this controller. It is named 6 according to its regulator type, buck_<name> and ldo_<name>. 8 for regulators at Documentation/devicetree/bindings/regulator/regulator.txt. 19 BUCK regulators can set regulator-initial-mode and regulator-allowed-modes to 20 values specified in dt-bindings/regulator/mediatek,mt6397-regulator.h 27 compatible = "mediatek,mt6397-regulator"; 30 regulator-compatible = "buck_vpca15"; 31 regulator-name = "vpca15"; [all …]
|
D | mt6323-regulator.txt | 1 Mediatek MT6323 Regulator 5 PMIC's node. Each regulator is named according to its regulator type, 8 Documentation/devicetree/bindings/regulator/regulator.txt. 24 regulator-name = "vproc"; 25 regulator-min-microvolt = < 700000>; 26 regulator-max-microvolt = <1350000>; 27 regulator-ramp-delay = <12500>; 28 regulator-always-on; 29 regulator-boot-on; 33 regulator-name = "vsys"; [all …]
|
D | regulator.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/regulator/regulator.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Liam Girdwood <lgirdwood@gmail.com> 11 - Mark Brown <broonie@kernel.org> 14 regulator-name: 15 description: A string used as a descriptive name for regulator outputs 18 regulator-min-microvolt: 21 regulator-max-microvolt: [all …]
|
D | samsung,s2mps11.txt | 1 Binding for Samsung S2M family regulator block 4 This is a part of device tree bindings for S2M family multi-function devices. 5 More information can be found in bindings/mfd/sec-core.txt file. 9 To register these with regulator framework instantiate under main device node 10 a sub-node named "regulators" with more sub-nodes for each regulator using the 11 common regulator binding documented in: 12 - Documentation/devicetree/bindings/regulator/regulator.txt 16 - LDOn 17 - valid values for n are: 18 - S2MPS11: 1 to 38 [all …]
|
D | cpcap-regulator.txt | 2 ------------------------------------ 5 - "compatible" value one of: 6 "motorola,cpcap-regulator" 7 "motorola,mapphone-cpcap-regulator" 8 "motorola,xoom-cpcap-regulator" 10 Required regulator properties: 11 - "regulator-name" 12 - "regulator-enable-ramp-delay" 13 - "regulator-min-microvolt" 14 - "regulator-max-microvolt" [all …]
|
/linux-5.10/arch/arm64/boot/dts/exynos/ |
D | exynos7-espresso.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 11 #include <dt-bindings/interrupt-controller/irq.h> 12 #include <dt-bindings/clock/samsung,s2mps11.h> 13 #include <dt-bindings/gpio/gpio.h> 17 compatible = "samsung,exynos7-espresso", "samsung,exynos7"; 26 stdout-path = &serial_2; 34 usb30_vbus_reg: regulator-usb30 { 35 compatible = "regulator-fixed"; 36 regulator-name = "VBUS_5V"; [all …]
|
/linux-5.10/arch/arm/boot/dts/ |
D | mt6323.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (c) 2017-2018 MediaTek Inc. 12 interrupt-parent = <&pio>; 14 interrupt-controller; 15 #interrupt-cells = <2>; 18 compatible = "mediatek,mt6323-led"; 19 #address-cells = <1>; 20 #size-cells = <0>; 25 compatible = "mediatek,mt6323-regulator"; 28 regulator-name = "vproc"; [all …]
|
D | mt8135-evbp1.dts | 1 // SPDX-License-Identifier: GPL-2.0 8 /dts-v1/; 13 compatible = "mediatek,mt8135-evbp1", "mediatek,mt8135"; 26 compatible = "mediatek,mt6397-regulator"; 29 regulator-name = "vpca15"; 30 regulator-min-microvolt = < 850000>; 31 regulator-max-microvolt = <1350000>; 32 regulator-ramp-delay = <12500>; 33 regulator-always-on; 37 regulator-name = "vpca7"; [all …]
|
D | motorola-cpcap-mapphone.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 10 interrupt-parent = <&gpio1>; 12 interrupt-controller; 13 #interrupt-cells = <2>; 14 #address-cells = <1>; 15 #size-cells = <0>; 16 spi-max-frequency = <9600000>; 17 spi-cs-high; 18 spi-cpol; 19 spi-cpha; [all …]
|
D | rk3288-rock2-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 #include <dt-bindings/pwm/pwm.h> 12 emmc_pwrseq: emmc-pwrseq { 13 compatible = "mmc-pwrseq-emmc"; 14 pinctrl-0 = <&emmc_reset>; 15 pinctrl-names = "default"; 16 reset-gpios = <&gpio3 RK_PB1 GPIO_ACTIVE_LOW>; 19 ext_gmac: external-gmac-clock { 20 compatible = "fixed-clock"; 21 #clock-cells = <0>; [all …]
|
D | rk3288-r89.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/pwm/pwm.h> 20 ext_gmac: external-gmac-clock { 21 compatible = "fixed-clock"; 22 clock-frequency = <125000000>; 23 clock-output-names = "ext_gmac"; 24 #clock-cells = <0>; 27 gpio-keys { [all …]
|
D | qcom-pm8941.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/iio/qcom,spmi-vadc.h> 3 #include <dt-bindings/interrupt-controller/irq.h> 4 #include <dt-bindings/spmi/spmi.h> 9 compatible = "qcom,pm8941", "qcom,spmi-pmic"; 11 #address-cells = <1>; 12 #size-cells = <0>; 15 compatible = "qcom,pm8941-rtc"; 18 reg-names = "rtc", "alarm"; 23 compatible = "qcom,pm8941-pwrkey"; [all …]
|
/linux-5.10/arch/arm64/boot/dts/sprd/ |
D | sc2731.dtsi | 6 * SPDX-License-Identifier: (GPL-2.0+ OR MIT) 13 spi-max-frequency = <26000000>; 15 interrupt-controller; 16 #interrupt-cells = <1>; 17 #address-cells = <1>; 18 #size-cells = <0>; 21 compatible = "sprd,sc2731-charger"; 23 monitored-battery = <&bat>; 26 led-controller@200 { 27 compatible = "sprd,sc2731-bltc"; [all …]
|
/linux-5.10/arch/arm64/boot/dts/nvidia/ |
D | tegra210-p2180.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/mfd/max77620.h> 17 stdout-path = "serial0:115200n8"; 26 vdd-supply = <&vdd_gpu>; 36 clock-frequency = <400000>; 41 interrupt-parent = <&tegra_pmc>; 44 #interrupt-cells = <2>; 45 interrupt-controller; 47 #gpio-cells = <2>; 48 gpio-controller; [all …]
|
D | tegra210-p3450-0000.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/gpio-keys.h> 5 #include <dt-bindings/input/linux-event-codes.h> 6 #include <dt-bindings/mfd/max77620.h> 12 compatible = "nvidia,p3450-0000", "nvidia,tegra210"; 22 stdout-path = "serial0:115200n8"; 33 avdd-pll-uerefe-supply = <&vdd_pex_1v05>; 34 hvddio-pex-supply = <&vdd_1v8>; 35 dvddio-pex-supply = <&vdd_pex_1v05>; [all …]
|
D | tegra210-p2894.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 #include <dt-bindings/input/input.h> 4 #include <dt-bindings/input/gpio-keys.h> 5 #include <dt-bindings/mfd/max77620.h> 6 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 16 stdout-path = "serial0:115200n8"; 26 pinctrl-names = "boot"; 27 pinctrl-0 = <&state_boot>; 35 nvidia,enable-input = <TEGRA_PIN_DISABLE>; 36 nvidia,open-drain = <TEGRA_PIN_DISABLE>; [all …]
|
D | tegra210-smaug.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/mfd/max77620.h> 6 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 12 compatible = "google,smaug-rev8", "google,smaug-rev7", 13 "google,smaug-rev6", "google,smaug-rev5", 14 "google,smaug-rev4", "google,smaug-rev3", 15 "google,smaug-rev2", "google,smaug-rev1", 24 stdout-path = "serial0:115200n8"; [all …]
|
/linux-5.10/arch/arm64/boot/dts/hisilicon/ |
D | hi6220-hikey.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 11 #include "hikey-pinctrl.dtsi" 12 #include <dt-bindings/gpio/gpio.h> 16 compatible = "hisilicon,hi6220-hikey", "hisilicon,hi6220"; 26 stdout-path = "serial3:115200n8"; 32 * 0x05e0,0000 - 0x05ef,ffff: MCU firmware runtime using 33 * 0x05f0,1000 - 0x05f0,1fff: Reboot reason 34 * 0x06df,f000 - 0x06df,ffff: Mailbox message data 35 * 0x0740,f000 - 0x0740,ffff: MCU firmware section [all …]
|
/linux-5.10/arch/arm64/boot/dts/allwinner/ |
D | sun50i-h6-pine-h64.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 /dts-v1/; 6 #include "sun50i-h6.dtsi" 7 #include "sun50i-h6-cpu-opp.dtsi" 9 #include <dt-bindings/gpio/gpio.h> 13 compatible = "pine64,pine-h64", "allwinner,sun50i-h6"; 22 stdout-path = "serial0:115200n8"; 26 #clock-cells = <0>; 27 compatible = "fixed-clock"; 28 clock-frequency = <32768>; [all …]
|
D | sun50i-h6-beelink-gs1.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 /dts-v1/; 6 #include "sun50i-h6.dtsi" 7 #include "sun50i-h6-cpu-opp.dtsi" 9 #include <dt-bindings/gpio/gpio.h> 13 compatible = "azw,beelink-gs1", "allwinner,sun50i-h6"; 21 stdout-path = "serial0:115200n8"; 25 compatible = "hdmi-connector"; 27 ddc-en-gpios = <&pio 7 2 GPIO_ACTIVE_HIGH>; /* PH2 */ 31 remote-endpoint = <&hdmi_out_con>; [all …]
|
/linux-5.10/drivers/regulator/ |
D | anatop-regulator.c | 1 // SPDX-License-Identifier: GPL-2.0+ 15 #include <linux/regulator/driver.h> 16 #include <linux/regulator/of_regulator.h> 17 #include <linux/regulator/machine.h> 42 /* check whether need to care about LDO ramp up speed */ in anatop_regmap_set_voltage_time_sel() 43 if (anatop_reg->delay_bit_width && new_sel > old_sel) { in anatop_regmap_set_voltage_time_sel() 45 * the delay for LDO ramp up time is in anatop_regmap_set_voltage_time_sel() 48 * ramp up, and how much delay needed. (us) in anatop_regmap_set_voltage_time_sel() 50 regmap_read(reg->regmap, anatop_reg->delay_reg, &val); in anatop_regmap_set_voltage_time_sel() 51 val = (val >> anatop_reg->delay_bit_shift) & in anatop_regmap_set_voltage_time_sel() [all …]
|
12345678