Home
last modified time | relevance | path

Searched +full:reg +full:- +full:names (Results 5201 – 5225 of 5985) sorted by relevance

1...<<201202203204205206207208209210>>...240

/linux-6.15/arch/arm64/boot/dts/amlogic/
Dmeson-khadas-vim3-ts050.dtso1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/clock/g12a-clkc.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/interrupt-controller/amlogic,meson-g12a-gpio-intc.h>
13 /dts-v1/;
23 compatible = "pwm-backlight";
25 brightness-levels = <0 255>;
26 num-interpolated-steps = <255>;
[all …]
/linux-6.15/arch/arm/boot/dts/allwinner/
Dsun8i-a23-polaroid-mid2809pxe04.dts4 * This file is dual-licensed: you can use it either under the terms
43 /dts-v1/;
44 #include "sun8i-a23.dtsi"
45 #include "sun8i-reference-design-tablet.dtsi"
49 compatible = "polaroid,mid2809pxe04", "allwinner,sun8i-a23";
56 compatible = "mmc-pwrseq-simple";
57 reset-gpios = <&r_pio 0 6 GPIO_ACTIVE_LOW>; /* PL6 */
58 /* The esp8089 needs 200 ms after driving wifi-en high */
59 post-power-on-delay-ms = <200>;
64 pinctrl-names = "default";
[all …]
Dsun8i-a33-ga10h-v1.1.dts4 * This file is dual-licensed: you can use it either under the terms
43 /dts-v1/;
44 #include "sun8i-a33.dtsi"
45 #include "sun8i-reference-design-tablet.dtsi"
49 compatible = "allwinner,ga10h-v1.1", "allwinner,sun8i-a33";
52 /* Make u-boot set mac-address for rtl8703as (no eeprom) */
62 reg = <0x40>;
64 firmware-name = "gsl3675-ga10h.fw";
65 touchscreen-size-x = <1630>;
66 touchscreen-size-y = <990>;
[all …]
Dsun6i-a31s-sina31s-core.dtsi2 * Copyright 2015 Chen-Yu Tsai <wens@csie.org>
4 * This file is dual-licensed: you can use it either under the terms
43 /dts-v1/;
44 #include "sun6i-a31s.dtsi"
45 #include "sunxi-common-regulators.dtsi"
47 #include <dt-bindings/gpio/gpio.h>
51 compatible = "sinlinx,sina31s", "allwinner,sun6i-a31s";
59 cpu-supply = <&reg_dcdc3>;
64 pinctrl-names = "default";
65 pinctrl-0 = <&mmc3_8bit_emmc_pins>;
[all …]
/linux-6.15/Documentation/devicetree/bindings/pinctrl/
Dfsl,imx27-pinctrl.txt4 - compatible: "fsl,imx27-iomuxc"
9 - fsl,pins: three integers array, represents a group of pins mux and config
21 0 - Primary function
22 1 - Alternate function
23 2 - GPIO
28 0 - Input
29 1 - Output
37 0 - A_IN
38 1 - B_IN
39 2 - C_IN
[all …]
/linux-6.15/arch/powerpc/boot/dts/fsl/
Dt102xsi-pre.dtsi14 * names of its contributors may be used to endorse or promote products
35 /dts-v1/;
40 #address-cells = <2>;
41 #size-cells = <2>;
42 interrupt-parent = <&mpic>;
71 #address-cells = <1>;
72 #size-cells = <0>;
76 reg = <0>;
78 next-level-cache = <&L2_1>;
79 #cooling-cells = <2>;
[all …]
Db4420si-pre.dtsi4 * Copyright 2012 - 2015 Freescale Semiconductor, Inc.
14 * names of its contributors may be used to endorse or promote products
35 /dts-v1/;
41 #address-cells = <2>;
42 #size-cells = <2>;
43 interrupt-parent = <&mpic>;
67 #address-cells = <1>;
68 #size-cells = <0>;
72 reg = <0 1>;
74 next-level-cache = <&L2_1>;
[all …]
Dp1021rdb-pc.dtsi2 * P1021 RDB Device Tree Source stub (no addresses or top-level ranges)
14 * names of its contributors may be used to endorse or promote products
37 #address-cells = <1>;
38 #size-cells = <1>;
39 compatible = "cfi-flash";
40 reg = <0x0 0x0 0x1000000>;
41 bank-width = <2>;
42 device-width = <1>;
47 reg = <0x0 0x00040000>;
48 label = "NOR Vitesse-7385 Firmware";
[all …]
Dt1024qds.dts14 * names of its contributors may be used to endorse or promote products
35 /include/ "t102xsi-pre.dtsi"
40 #address-cells = <2>;
41 #size-cells = <2>;
42 interrupt-parent = <&mpic>;
44 reserved-memory {
45 #address-cells = <2>;
46 #size-cells = <2>;
49 bman_fbpr: bman-fbpr {
54 qman_fqd: qman-fqd {
[all …]
Db4qds.dtsi4 * Copyright 2012 - 2015 Freescale Semiconductor, Inc.
14 * names of its contributors may be used to endorse or promote products
38 #address-cells = <2>;
39 #size-cells = <2>;
40 interrupt-parent = <&mpic>;
51 reg = <0xf 0xfe124000 0 0x2000>;
57 #address-cells = <1>;
58 #size-cells = <1>;
59 compatible = "cfi-flash";
60 reg = <0x0 0x0 0x8000000>;
[all …]
/linux-6.15/drivers/pinctrl/freescale/
Dpinctrl-imx7ulp.c1 // SPDX-License-Identifier: GPL-2.0
15 #include "pinctrl-imx.h"
136 /* Pad names for the pinmux subsystem */
267 u32 reg; in imx7ulp_pmx_gpio_set_direction() local
269 pin_reg = &ipctl->pin_regs[offset]; in imx7ulp_pmx_gpio_set_direction()
270 if (pin_reg->mux_reg == -1) in imx7ulp_pmx_gpio_set_direction()
271 return -EINVAL; in imx7ulp_pmx_gpio_set_direction()
273 reg = readl(ipctl->base + pin_reg->mux_reg); in imx7ulp_pmx_gpio_set_direction()
275 reg = (reg & ~BM_OBE_ENABLED) | BM_IBE_ENABLED; in imx7ulp_pmx_gpio_set_direction()
277 reg = (reg & ~BM_IBE_ENABLED) | BM_OBE_ENABLED; in imx7ulp_pmx_gpio_set_direction()
[all …]
/linux-6.15/drivers/clk/sunxi/
Dclk-simple-gates.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Maxime Ripard <maxime.ripard@free-electrons.com>
9 #include <linux/clk-provider.h>
26 void __iomem *reg; in sunxi_simple_gates_setup() local
31 reg = of_io_request_and_map(node, 0, of_node_full_name(node)); in sunxi_simple_gates_setup()
32 if (IS_ERR(reg)) in sunxi_simple_gates_setup()
41 number = of_property_count_u32_elems(node, "clock-indices"); in sunxi_simple_gates_setup()
42 of_property_read_u32_index(node, "clock-indices", number - 1, &number); in sunxi_simple_gates_setup()
44 clk_data->clks = kcalloc(number + 1, sizeof(struct clk *), GFP_KERNEL); in sunxi_simple_gates_setup()
45 if (!clk_data->clks) in sunxi_simple_gates_setup()
[all …]
/linux-6.15/Documentation/devicetree/bindings/clock/ti/
Dti,divider-clock.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/clock/ti/ti,divider-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Tero Kristo <kristo@kernel.org>
13 This clock It assumes a register-mapped adjustable clock rate divider
25 ti,index-starts-at-one - valid divisor values start at 1, not the default
32 ti,index-power-of-two - valid divisor values are powers of two. E.g:
49 Any zero value in this array means the corresponding bit-value is invalid
65 - ti,divider-clock
[all …]
/linux-6.15/arch/arm64/boot/dts/rockchip/
Drk3328-orangepi-r1-plus-lts.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
6 * Copyright (c) 2021-2023 Tianling Shen <cnsztl@gmail.com>
9 /dts-v1/;
11 #include "rk3328-orangepi-r1-plus.dtsi"
15 compatible = "xunlong,orangepi-r1-plus-lts", "rockchip,rk3328";
19 phy-handle = <&yt8531c>;
20 phy-mode = "rgmii-id";
24 yt8531c: ethernet-phy@0 {
25 compatible = "ethernet-phy-ieee802.3-c22";
26 reg = <0>;
[all …]
/linux-6.15/arch/arm64/boot/dts/allwinner/
Dsun50i-h6-orangepi-one-plus.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 #include "sun50i-h6-orangepi.dtsi"
9 compatible = "xunlong,orangepi-one-plus", "allwinner,sun50i-h6";
15 reg_gmac_3v3: gmac-3v3 {
16 compatible = "regulator-fixed";
17 regulator-name = "vcc-gmac-3v3";
18 regulator-min-microvolt = <3300000>;
19 regulator-max-microvolt = <3300000>;
20 startup-delay-us = <100000>;
21 enable-active-high;
[all …]
/linux-6.15/Documentation/devicetree/bindings/gpio/
Dkontron,sl28cpld-gpio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/gpio/kontron,sl28cpld-gpio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Walle <michael@walle.cc>
13 This module is part of the sl28cpld multi-function device. For more
17 input/output with interrupt support (kontron,sl28cpld-gpio), one
18 output-only (kontron,sl28-gpo) and one input-only (kontron,sl28-gpi).
25 - kontron,sl28cpld-gpio
26 - kontron,sl28cpld-gpi
[all …]
/linux-6.15/arch/arm/boot/dts/ti/omap/
Dam335x-sancloud-bbe-lite.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
6 /dts-v1/;
9 #include "am335x-bone-common.dtsi"
10 #include "am335x-boneblack-common.dtsi"
11 #include "am335x-sancloud-bbe-common.dtsi"
15 compatible = "sancloud,am335x-boneenhanced",
16 "ti,am335x-bone-black",
17 "ti,am335x-bone",
22 bb_spi0_pins: bb-spi0-pins {
[all …]
/linux-6.15/Documentation/devicetree/bindings/usb/
Dusb-hcd.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/usb/usb-hcd.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Greg Kroah-Hartman <gregkh@linuxfoundation.org>
13 - $ref: usb.yaml#
20 tpl-support:
23 targeted hosts (non-PC hosts).
26 "#address-cells":
29 "#size-cells":
[all …]
/linux-6.15/arch/arm/boot/dts/st/
Dstm32mp151a-prtt1a.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
6 /dts-v1/;
8 #include "stm32mp151a-prtt1l.dtsi"
16 phy-handle = <&phy0>;
21 phy0: ethernet-phy@0 {
22 compatible = "ethernet-phy-id2000.0181";
23 reg = <0>;
24 interrupts-extended = <&gpioa 4 IRQ_TYPE_LEVEL_LOW>;
25 reset-gpios = <&gpioa 3 GPIO_ACTIVE_LOW>;
26 reset-assert-us = <10>;
[all …]
/linux-6.15/Documentation/devicetree/bindings/mfd/
Dpalmas.txt3 The TI palmas family current members :-
12 - compatible : Should be from the list
21 and also the generic series names
23 - interrupt-controller : palmas has its own internal IRQs
24 - #interrupt-cells : should be set to 2 for IRQ number and flags
27 Documentation/devicetree/bindings/interrupt-controller/interrupts.txt
30 ti,mux-padX : set the pad register X (1-2) to the correct muxing for the
37 reg = <0x48>
38 interrupt-parent = <&intc>;
39 interrupt-controller;
[all …]
/linux-6.15/drivers/clk/
Dclk-highbank.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright 2011-2012 Calxeda, Inc.
9 #include <linux/clk-provider.h>
39 void __iomem *reg; member
46 u32 reg; in clk_pll_prepare() local
48 reg = readl(hbclk->reg); in clk_pll_prepare()
49 reg &= ~HB_PLL_RESET; in clk_pll_prepare()
50 writel(reg, hbclk->reg); in clk_pll_prepare()
52 while ((readl(hbclk->reg) & HB_PLL_LOCK) == 0) in clk_pll_prepare()
54 while ((readl(hbclk->reg) & HB_PLL_LOCK_500) == 0) in clk_pll_prepare()
[all …]
/linux-6.15/arch/arm64/boot/dts/freescale/
Dimx8mn-ddr4-evk.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
9 #include "imx8mn-evk.dtsi"
13 compatible = "fsl,imx8mn-ddr4-evk", "fsl,imx8mn";
17 cpu-supply = <&buck2_reg>;
21 cpu-supply = <&buck2_reg>;
25 cpu-supply = <&buck2_reg>;
29 cpu-supply = <&buck2_reg>;
33 operating-points-v2 = <&ddrc_opp_table>;
35 ddrc_opp_table: opp-table {
[all …]
/linux-6.15/arch/arm/boot/dts/nxp/imx/
Dimx6qdl-wandboard-revd1.dtsi1 // SPDX-License-Identifier: GPL-2.0
7 #include "imx6qdl-wandboard.dtsi"
10 reg_eth_phy: regulator-eth-phy {
11 compatible = "regulator-fixed";
12 regulator-name = "ETH_PHY";
13 regulator-min-microvolt = <3300000>;
14 regulator-max-microvolt = <3300000>;
20 ddc-i2c-bus = <&i2c2>;
25 clock-frequency = <100000>;
26 pinctrl-names = "default";
[all …]
/linux-6.15/Documentation/devicetree/bindings/display/bridge/
Dite,it6263.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Liu Ying <victor.liu@nxp.com>
13 The IT6263 is a high-performance single-chip De-SSC(De-Spread Spectrum) LVDS
16 The built-in LVDS receiver can support single-link and dual-link LVDS inputs,
17 and the built-in HDMI transmitter is fully compliant with HDMI 1.4a/3D, HDCP
24 The newly supported High-Bit Rate(HBR) audio by HDMI specifications v1.3 is
30 - $ref: /schemas/display/lvds-dual-ports.yaml#
36 reg:
[all …]
/linux-6.15/arch/arm64/boot/dts/qcom/
Dsc7180-trogdor-pazquel.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include "sc7180-trogdor-clamshell.dtsi"
12 semtech,ph0-pin = <1 3 3>;
13 semtech,ph1-pin = <3 1 3>;
14 semtech,ph2-pin = <1 3 3>;
15 semtech,ph3-pin = <0 0 0>;
16 semtech,ph01-resolution = <1024>;
17 semtech,ph23-resolution = <1024>;
18 semtech,startup-sensor = <1>;
19 semtech,ph01-proxraw-strength = <3>;
[all …]

1...<<201202203204205206207208209210>>...240