Home
last modified time | relevance | path

Searched +full:reg +full:- +full:names (Results 3076 – 3100 of 3968) sorted by relevance

1...<<121122123124125126127128129130>>...159

/linux-5.10/drivers/of/unittest-data/
Doverlay_gpio_04a.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
6 #address-cells = <1>;
7 #size-cells = <0>;
9 compatible = "unittest-gpio";
10 reg = <4>;
11 gpio-controller;
12 #gpio-cells = <2>;
14 gpio-line-names = "line-A", "line-B", "line-C", "line-D";
/linux-5.10/Documentation/devicetree/bindings/mfd/
Dmax8925.txt4 - compatible : "maxim,max8925"
5 - reg : the I2C slave address for the max8925 chip
6 - interrupts : IRQ line for the max8925 chip
7 - interrupt-controller: describes the max8925 as an interrupt
9 - #interrupt-cells : should be 1.
10 - The cell is the max8925 local IRQ number
13 - maxim,tsc-irq: there are 2 IRQ lines for max8925, one is indicated in
16 max8925 consists of a large and varied group of sub-devices:
18 Device Supply Names Description
19 ------ ------------ -----------
[all …]
D88pm860x.txt4 - compatible : "marvell,88pm860x"
5 - reg : the I2C slave address for the 88pm860x chip
6 - interrupts : IRQ line for the 88pm860x chip
7 - interrupt-controller: describes the 88pm860x as an interrupt controller (has its own domain)
8 - #interrupt-cells : should be 1.
9 - The cell is the 88pm860x local IRQ number
12 - marvell,88pm860x-irq-read-clr: inicates whether interrupt status is cleared by read
13 - marvell,88pm860x-slave-addr: 88pm860x are two chips solution. <reg> stores the I2C address
17 88pm860x consists of a large and varied group of sub-devices:
19 Device Supply Names Description
[all …]
/linux-5.10/Documentation/devicetree/bindings/mux/
Dgpio-mux.txt1 GPIO-based multiplexer controller bindings
7 - compatible : "gpio-mux"
8 - mux-gpios : list of gpios used to control the multiplexer, least
10 - #mux-control-cells : <0>
11 * Standard mux-controller bindings as decribed in mux-controller.txt
14 - idle-state : if present, the state the mux will have when idle. The
23 mux: mux-controller {
24 compatible = "gpio-mux";
25 #mux-control-cells = <0>;
27 mux-gpios = <&pioA 0 GPIO_ACTIVE_HIGH>,
[all …]
/linux-5.10/Documentation/devicetree/bindings/sound/
Drt5659.txt7 - compatible : One of "realtek,rt5659" or "realtek,rt5658".
9 - reg : The I2C address of the device.
11 - interrupts : The CODEC's interrupt output.
15 - clocks: The phandle of the master clock to the CODEC
16 - clock-names: Should be "mclk"
18 - realtek,in1-differential
19 - realtek,in3-differential
20 - realtek,in4-differential
21 Boolean. Indicate MIC1/3/4 input are differential, rather than single-ended.
23 - realtek,dmic1-data-pin
[all …]
/linux-5.10/arch/arm/boot/dts/
Dbcm53016-meraki-mr32.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
6 * Copyright (C) 2018-2020 Christian Lamparter <chunkeey@gmail.com>
9 /dts-v1/;
12 #include "bcm5301x-nand-cs0-bch8.dtsi"
13 #include <dt-bindings/leds/common.h>
24 reg = <0x00000000 0x08000000>;
33 compatible = "gpio-leds";
39 panic-indicator;
49 compatible = "gpio-keys";
50 #address-cells = <1>;
[all …]
Dberlin2cd-google-chromecast.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 /dts-v1/;
11 #include <dt-bindings/gpio/gpio.h>
19 stdout-path = "serial0:115200n8";
26 * We're using "linux,usable-memory" instead of "reg" here
29 * ATAG_MEM. Linux helpfully overrides the "reg" property with
34 linux,usable-memory = <0x00000000 0x20000000>; /* 512 MB */
38 compatible = "pwm-leds";
39 pinctrl-0 = <&ledpwm_pmux>;
40 pinctrl-names = "default";
[all …]
Demev2-kzm9d.dts1 // SPDX-License-Identifier: GPL-2.0
7 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/interrupt-controller/irq.h>
20 reg = <0x40000000 0x8000000>;
29 stdout-path = "serial1:115200n8";
33 compatible = "gpio-keys";
35 debounce-interval = <50>;
36 wakeup-source;
[all …]
Dowl-s500.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 * Copyright (c) 2016-2017 Andreas Färber
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/power/owl-s500-powergate.h>
13 interrupt-parent = <&gic>;
14 #address-cells = <1>;
15 #size-cells = <1>;
24 #address-cells = <1>;
25 #size-cells = <0>;
29 compatible = "arm,cortex-a9";
[all …]
Darmada-370-seagate-nas-4bay.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree file for Seagate NAS 4-Bay (Armada 370 SoC).
13 * Product name : Seagate NAS 4-Bay
14 * Code name (board/PCB) : Dart 4-Bay
19 /dts-v1/;
20 #include "armada-370-seagate-nas-xbay.dtsi"
21 #include <dt-bindings/leds/leds-ns2.h>
24 model = "Seagate NAS 4-Bay (Dart, SRPD40)";
25 compatible = "seagate,dart-4", "marvell,armada370", "marvell,armada-370-xp";
28 internal-regs {
[all …]
/linux-5.10/Documentation/devicetree/bindings/pwm/
Drenesas,pwm-rcar.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/pwm/renesas,pwm-rcar.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas R-Car PWM Timer Controller
10 - Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
15 - enum:
16 - renesas,pwm-r8a7742 # RZ/G1H
17 - renesas,pwm-r8a7743 # RZ/G1M
18 - renesas,pwm-r8a7744 # RZ/G1N
[all …]
/linux-5.10/Documentation/devicetree/bindings/display/panel/
Dtpo,tpg110.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
11 - Thierry Reding <thierry.reding@gmail.com>
20 self-describing.
22 +--------+
23 SPI -> | TPO | -> physical display
24 RGB -> | TPG110 |
25 +--------+
[all …]
/linux-5.10/Documentation/devicetree/bindings/interconnect/
Dfsl,imx8m-noc.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/interconnect/fsl,imx8m-noc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Leonard Crestez <leonard.crestez@nxp.com>
18 for normal (non-secure) world.
20 The buses are based on externally licensed IPs such as ARM NIC-301 and
27 - items:
28 - enum:
29 - fsl,imx8mn-nic
[all …]
/linux-5.10/drivers/clk/nxp/
Dclk-lpc18xx-ccu.c12 #include <linux/clk-provider.h>
20 #include <dt-bindings/clock/lpc18xx-ccu.h>
119 unsigned int offset = clkspec->args[0]; in lpc18xx_ccu_branch_clk_get()
126 for (j = 0; j < clk_data->num; j++) { in lpc18xx_ccu_branch_clk_get()
127 if (!strcmp(clk_branches[i].base_name, clk_data->name[j])) in lpc18xx_ccu_branch_clk_get()
134 return ERR_PTR(-EINVAL); in lpc18xx_ccu_branch_clk_get()
146 val = readl(gate->reg); in lpc18xx_ccu_gate_endisable()
159 writel(val, gate->reg); in lpc18xx_ccu_gate_endisable()
164 writel(val, gate->reg); in lpc18xx_ccu_gate_endisable()
213 if (branch->flags & CCU_BRANCH_HAVE_DIV2) { in lpc18xx_ccu_register_branch_gate_div()
[all …]
/linux-5.10/Documentation/devicetree/bindings/pci/
Dmobiveil-pcie.txt7 - #address-cells: Address representation for root ports, set to <3>
8 - #size-cells: Size representation for root ports, set to <2>
9 - #interrupt-cells: specifies the number of cells needed to encode an
11 - compatible: Should contain "mbvl,gpex40-pcie"
12 - reg: Should contain PCIe registers location and length
20 - device_type: must be "pci"
21 - apio-wins : number of requested apio outbound windows
22 default 2 outbound windows are configured -
25 - ppio-wins : number of requested ppio inbound windows
27 - bus-range: PCI bus numbers covered
[all …]
/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Dbrcm,cygnus-pinmux.txt8 - compatible:
9 Must be "brcm,cygnus-pinmux"
11 - reg:
17 - function:
20 - groups:
24 Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt
29 compatible = "brcm,cygnus-pinmux";
30 reg = <0x0301d0c8 0x1b0>;
32 pinctrl-names = "default";
33 pinctrl-0 = <&i2s0_default>;
/linux-5.10/arch/arm64/boot/dts/ti/
Dk3-j7200-som-p0.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2020 Texas Instruments Incorporated - https://www.ti.com/
6 /dts-v1/;
8 #include "k3-j7200.dtsi"
14 reg = <0x00 0x80000000 0x00 0x80000000>,
18 reserved_memory: reserved-memory {
19 #address-cells = <2>;
20 #size-cells = <2>;
24 reg = <0x00 0x9e800000 0x00 0x01800000>;
26 no-map;
[all …]
/linux-5.10/arch/arm64/boot/dts/nvidia/
Dtegra210-p3450-0000.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/input/gpio-keys.h>
5 #include <dt-bindings/input/linux-event-codes.h>
6 #include <dt-bindings/mfd/max77620.h>
12 compatible = "nvidia,p3450-0000", "nvidia,tegra210";
22 stdout-path = "serial0:115200n8";
27 reg = <0x0 0x80000000 0x1 0x0>;
33 avdd-pll-uerefe-supply = <&vdd_pex_1v05>;
34 hvddio-pex-supply = <&vdd_1v8>;
[all …]
/linux-5.10/Documentation/devicetree/bindings/dma/
Dfsl-imx-sdma.txt4 - compatible : Should be one of
5 "fsl,imx25-sdma"
6 "fsl,imx31-sdma", "fsl,imx31-to1-sdma", "fsl,imx31-to2-sdma"
7 "fsl,imx35-sdma", "fsl,imx35-to1-sdma", "fsl,imx35-to2-sdma"
8 "fsl,imx51-sdma"
9 "fsl,imx53-sdma"
10 "fsl,imx6q-sdma"
11 "fsl,imx7d-sdma"
12 "fsl,imx8mq-sdma"
13 "fsl,imx8mm-sdma"
[all …]
/linux-5.10/Documentation/devicetree/bindings/usb/
Daspeed,usb-vhub.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/usb/aspeed,usb-vhub.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Benjamin Herrenschmidt <benh@kernel.crashing.org>
26 - aspeed,ast2400-usb-vhub
27 - aspeed,ast2500-usb-vhub
28 - aspeed,ast2600-usb-vhub
30 reg:
39 aspeed,vhub-downstream-ports:
[all …]
/linux-5.10/arch/arm64/boot/dts/socionext/
Duniphier-ld20-akebi96.dts1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
5 // Derived from uniphier-ld20-global.dts.
7 // Copyright (C) 2015-2017 Socionext Inc.
8 // Copyright (C) 2019-2020 Linaro Ltd.
10 /dts-v1/;
11 #include <dt-bindings/gpio/uniphier-gpio.h>
12 #include "uniphier-ld20.dtsi"
16 compatible = "socionext,uniphier-ld20-akebi96",
17 "socionext,uniphier-ld20";
20 stdout-path = "serial0:115200n8";
[all …]
/linux-5.10/drivers/i2c/muxes/
Di2c-mux-mlxcpld.c2 * drivers/i2c/muxes/i2c-mux-mlxcpld.c
14 * 3. Neither the names of the copyright holders nor the names of its
37 #include <linux/i2c-mux.h>
47 /* mlxcpld_mux - mux control structure:
48 * @last_chan - last register value
49 * @client - I2C device client
62 * i2c-mlxcpld Digital Analog
64 * *--------* * -> mux1 (virt bus2) -> mux -> |
65 * | I2CLPC | i2c physical * -> mux2 (virt bus3) -> mux -> |
66 * | bridge | bus 1 *---------* |
[all …]
/linux-5.10/Documentation/devicetree/bindings/memory-controllers/
Dnvidia,tegra124-emc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/nvidia,tegra124-emc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
14 The EMC interfaces with the off-chip SDRAM to service the request stream
19 const: nvidia,tegra124-emc
21 reg:
26 - description: external memory clock
[all …]
/linux-5.10/arch/arm64/boot/dts/rockchip/
Drk3328-roc-cc.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright (c) 2017 T-Chip Intelligent Technology Co., Ltd
6 /dts-v1/;
10 model = "Firefly roc-rk3328-cc";
11 compatible = "firefly,roc-rk3328-cc", "rockchip,rk3328";
14 stdout-path = "serial2:1500000n8";
17 gmac_clkin: external-gmac-clock {
18 compatible = "fixed-clock";
19 clock-frequency = <125000000>;
20 clock-output-names = "gmac_clkin";
[all …]
/linux-5.10/drivers/opp/
Dcore.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2009-2010 Texas Instruments Incorporated.
25 * The root of the list of all opp-tables. All opp_table structures branch off
38 list_for_each_entry(opp_dev, &opp_table->dev_list, node) in _find_opp_dev()
39 if (opp_dev->dev == dev) in _find_opp_dev()
51 mutex_lock(&opp_table->lock); in _find_opp_table_unlocked()
53 mutex_unlock(&opp_table->lock); in _find_opp_table_unlocked()
62 return ERR_PTR(-ENODEV); in _find_opp_table_unlocked()
66 * _find_opp_table() - find opp_table struct using device pointer
71 * Return: pointer to 'struct opp_table' if found, otherwise -ENODEV or
[all …]

1...<<121122123124125126127128129130>>...159