Searched +full:reg +full:- +full:names (Results 2651 – 2675 of 3782) sorted by relevance
1...<<101102103104105106107108109110>>...152
/linux-5.10/Documentation/devicetree/bindings/clock/ |
D | rockchip,rk3328-cru.txt | 9 - compatible: should be "rockchip,rk3328-cru" 10 - reg: physical base address of the controller and length of memory mapped 12 - #clock-cells: should be 1. 13 - #reset-cells: should be 1. 17 - rockchip,grf: phandle to the syscon managing the "general register files" 22 preprocessor macros in the dt-bindings/clock/rk3328-cru.h headers and can be 30 clock-output-names: 31 - "xin24m" - crystal input - required, 32 - "clkin_i2s" - external I2S clock - optional, 33 - "gmac_clkin" - external GMAC clock - optional [all …]
|
D | rockchip,rk3228-cru.txt | 9 - compatible: should be "rockchip,rk3228-cru" 10 - reg: physical base address of the controller and length of memory mapped 12 - #clock-cells: should be 1. 13 - #reset-cells: should be 1. 17 - rockchip,grf: phandle to the syscon managing the "general register files" 22 preprocessor macros in the dt-bindings/clock/rk3228-cru.h headers and can be 30 clock-output-names: 31 - "xin24m" - crystal input - required, 32 - "ext_i2s" - external I2S clock - optional, 33 - "ext_gmac" - external GMAC clock - optional [all …]
|
D | qcom,msm8996-apcc.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,msm8996-apcc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Loic Poulain <loic.poulain@linaro.org> 19 - qcom,msm8996-apcc 21 reg: 24 '#clock-cells': 29 - description: Primary PLL clock for power cluster (little) 30 - description: Primary PLL clock for perf cluster (big) [all …]
|
D | hi3670-clock.txt | 8 - compatible: the compatible should be one of the following strings to 11 - "hisilicon,hi3670-crgctrl" 12 - "hisilicon,hi3670-pctrl" 13 - "hisilicon,hi3670-pmuctrl" 14 - "hisilicon,hi3670-sctrl" 15 - "hisilicon,hi3670-iomcu" 16 - "hisilicon,hi3670-media1-crg" 17 - "hisilicon,hi3670-media2-crg" 19 - reg: physical base address of the controller and length of memory mapped 22 - #clock-cells: should be 1. [all …]
|
/linux-5.10/arch/arm/boot/dts/ |
D | hisi-x5hd2-dkb.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2014 Linaro Ltd. 4 * Copyright (c) 2013-2014 Hisilicon Limited. 7 /dts-v1/; 8 #include "hisi-x5hd2.dtsi" 15 stdout-path = "serial0:115200n8"; 19 #address-cells = <1>; 20 #size-cells = <0>; 21 enable-method = "hisilicon,hix5hd2-smp"; 24 compatible = "arm,cortex-a9"; [all …]
|
D | kirkwood-db.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Marvell DB-{88F6281,88F6282}-BP Development Board Setup 6 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 17 reg = <0x00000000 0x20000000>; /* 512 MB */ 22 stdout-path = &uart0; 26 pin-controller@10000 { 27 pmx_sdio_gpios: pmx-sdio-gpios { 38 nr-ports = <2>; 47 pinctrl-0 = <&pmx_sdio_gpios>; 48 pinctrl-names = "default"; [all …]
|
D | armada-xp-mv78230.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 13 #include "armada-xp.dtsi" 17 compatible = "marvell,armadaxp-mv78230", "marvell,armadaxp", "marvell,armada-370-xp"; 25 #address-cells = <1>; 26 #size-cells = <0>; 27 enable-method = "marvell,armada-xp-smp"; 31 compatible = "marvell,sheeva-v7"; 32 reg = <0>; 34 clock-latency = <1000000>; [all …]
|
D | rk3066a-mk808.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 14 stdout-path = "serial2:115200n8"; 18 reg = <0x60000000 0x40000000>; 22 gpio-leds { 23 compatible = "gpio-leds"; 25 blue_led: led-0 { 28 default-state = "off"; 29 linux,default-trigger = "default-on"; 34 compatible = "hdmi-connector"; [all …]
|
D | sun8i-h2-plus-bananapi-m2-zero.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 5 * Based on sun8i-h3-bananapi-m2-plus.dts, which is: 6 * Copyright (C) 2016 Chen-Yu Tsai <wens@csie.org> 9 /dts-v1/; 10 #include "sun8i-h3.dtsi" 11 #include "sunxi-common-regulators.dtsi" 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/input/input.h> 17 model = "Banana Pi BPI-M2-Zero"; 18 compatible = "sinovoip,bpi-m2-zero", "allwinner,sun8i-h2-plus"; [all …]
|
D | am335x-pcm-953.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2014-2017 Phytec Messtechnik GmbH 8 #include <dt-bindings/input/input.h> 11 model = "Phytec AM335x PCM-953"; 12 compatible = "phytec,am335x-pcm-953", "phytec,am335x-phycore-som", "ti,am33xx"; 17 compatible = "regulator-fixed"; 18 regulator-name = "vcc3v3"; 19 regulator-min-microvolt = <3300000>; 20 regulator-max-microvolt = <3300000>; 21 regulator-boot-on; [all …]
|
D | am335x-baltos-ir5221.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/ 11 /dts-v1/; 13 #include "am335x-baltos.dtsi" 14 #include "am335x-baltos-leds.dtsi" 22 pinctrl-single,pins = < 29 pinctrl-single,pins = < 36 pinctrl-single,pins = < 49 pinctrl-single,pins = < 64 pinctrl-single,pins = < [all …]
|
D | qcom-mdm9615-wp8548.dtsi | 7 * This file is dual-licensed: you can use it either under the terms 46 #include "qcom-mdm9615.dtsi" 54 reg = <0x48000000 0x7F00000>; 59 pinctrl-0 = <&reset_out_pins>; 60 pinctrl-names = "default"; 66 drive-strength = <8>; 67 bias-disable; 75 drive-strength = <8>; 76 bias-disable; 84 drive-strength = <8>; [all …]
|
D | bcm2837-rpi-cm3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include "bcm2836-rpi.dtsi" 9 reg = <0 0x40000000>; 17 /delete-node/ act; 20 reg_3v3: fixed-regulator { 21 compatible = "regulator-fixed"; 22 regulator-name = "3V3"; 23 regulator-min-microvolt = <3300000>; 24 regulator-max-microvolt = <3300000>; [all …]
|
D | qcom-ipq4019-ap.dk07.1-c1.dts | 1 // SPDX-License-Identifier: GPL-2.0 4 #include "qcom-ipq4019-ap.dk07.1.dtsi" 7 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK07.1-C1"; 8 compatible = "qcom,ipq4019-ap-dk07.1-c1"; 13 perst-gpio = <&tlmm 38 0x1>; 21 serial_1_pins: serial1-pinmux { 25 bias-disable; 28 spi_0_pins: spi-0-pinmux { 32 bias-disable; 37 bias-disable; [all …]
|
D | kirkwood-ts219-6281.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 5 #include "kirkwood-6281.dtsi" 6 #include "kirkwood-ts219.dtsi" 10 pinctrl: pin-controller@10000 { 12 pinctrl-0 = <&pmx_ram_size &pmx_board_id>; 13 pinctrl-names = "default"; 15 pmx_ram_size: pmx-ram-size { 20 pmx_USB_copy_button: pmx-USB-copy-button { 24 pmx_reset_button: pmx-reset-button { [all …]
|
D | kirkwood-ts219-6282.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 5 #include "kirkwood-6282.dtsi" 6 #include "kirkwood-ts219.dtsi" 10 pinctrl: pin-controller@10000 { 12 pinctrl-0 = <&pmx_ram_size &pmx_board_id>; 13 pinctrl-names = "default"; 15 pmx_ram_size: pmx-ram-size { 20 pmx_reset_button: pmx-reset-button { 24 pmx_USB_copy_button: pmx-USB-copy-button { [all …]
|
D | exynos5250-snow-rev5.dts | 1 // SPDX-License-Identifier: GPL-2.0 10 /dts-v1/; 11 #include "exynos5250-snow-common.dtsi" 15 compatible = "google,snow-rev5", "samsung,exynos5250", 19 compatible = "google,snow-audio-max98090"; 21 samsung,model = "Snow-I2S-MAX98090"; 22 samsung,audio-codec = <&max98090>; 25 sound-dai = <&i2s0 0>; 29 sound-dai = <&max98090 0>, <&hdmi>; 37 reg = <0x10>; [all …]
|
D | omap5-sbc-t54.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Suppport for CompuLab CM-T54 on SB-T54 baseboard 6 #include "omap5-cm-t54.dts" 9 model = "CompuLab CM-T54 on SB-T54"; 10 compatible = "compulab,omap5-sbc-t54", "compulab,omap5-cm-t54", "ti,omap5"; 15 pinctrl-single,pins = < 22 pinctrl-single,pins = < 30 pinctrl-names = "default"; 31 pinctrl-0 = < 35 cd-inverted; [all …]
|
/linux-5.10/arch/arm64/boot/dts/renesas/ |
D | r8a77960-salvator-x.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the Salvator-X board with R-Car M3-W 8 /dts-v1/; 10 #include "salvator-x.dtsi" 13 model = "Renesas Salvator-X board based on r8a77960"; 14 compatible = "renesas,salvator-x", "renesas,r8a7796"; 19 reg = <0x0 0x48000000 0x0 0x78000000>; 24 reg = <0x6 0x00000000 0x0 0x80000000>; 35 clock-names = "du.0", "du.1", "du.2", 44 reg = <1>; [all …]
|
/linux-5.10/arch/arm64/boot/dts/nvidia/ |
D | tegra186-p2771-0000.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/linux-event-codes.h> 5 #include <dt-bindings/input/gpio-keys.h> 7 #include "tegra186-p3310.dtsi" 11 compatible = "nvidia,p2771-0000", "nvidia,tegra186"; 14 power-monitor@42 { 16 reg = <0x42>; 17 #address-cells = <1>; 18 #size-cells = <0>; [all …]
|
/linux-5.10/arch/arm64/boot/dts/freescale/ |
D | qoriq-fman3-0.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 5 * Copyright 2012-2015 Freescale Semiconductor Inc. 10 #address-cells = <1>; 11 #size-cells = <1>; 12 cell-index = <0>; 15 reg = <0x0 0x1a00000 0x0 0xfe000>; 19 clock-names = "fmanclk"; 20 fsl,qman-channel-range = <0x800 0x10>; 21 ptimer-handle = <&ptp_timer0>; 22 dma-coherent; [all …]
|
/linux-5.10/Documentation/devicetree/bindings/dma/ |
D | moxa,moxart-dma.txt | 7 - compatible : Must be "moxa,moxart-dma" 8 - reg : Should contain registers location and length 9 - interrupts : Should contain an interrupt-specifier for the sole 11 - #dma-cells : Should be 1, a single cell holding a line request number 16 compatible = "moxa,moxart-dma"; 17 reg = <0x90500080 0x40>; 19 #dma-cells = <1>; 26 described in the dma.txt file, using a two-cell specifier for each channel: 38 compatible = "moxa,moxart-sdhci"; 39 reg = <0x98e00000 0x5C>; [all …]
|
/linux-5.10/Documentation/devicetree/bindings/iio/dac/ |
D | dpot-dac.txt | 7 .------. 8 .-----------. | | 9 | vref |--' .---. 10 | regulator |--. | | 11 '-----------' | | d | 14 | | t |<---------+ 16 | '---' dac output voltage 18 '------+------------+ 21 - compatible: Should be "dpot-dac" 22 - vref-supply: The regulator supplying the voltage divider. [all …]
|
/linux-5.10/Documentation/devicetree/bindings/media/ |
D | samsung-s5k6a3.txt | 2 --------------------------------- 4 S5K6A3(YX) is a raw image sensor with MIPI CSI-2 and CCP2 image data interfaces 9 - compatible : "samsung,s5k6a3"; 10 - reg : I2C slave address of the sensor; 11 - svdda-supply : core voltage supply; 12 - svddio-supply : I/O voltage supply; 13 - afvdd-supply : AF (actuator) voltage supply; 14 - gpios : specifier of a GPIO connected to the RESET pin; 15 - clocks : should contain list of phandle and clock specifier pairs 17 in the clock-names property; [all …]
|
/linux-5.10/arch/arm64/boot/dts/qcom/ |
D | ipq6018-cp01-c1.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 8 /dts-v1/; 13 model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1"; 14 compatible = "qcom,ipq6018-cp01", "qcom,ipq6018"; 21 stdout-path = "serial0:115200n8"; 22 bootargs-append = " swiotlb=1"; 27 pinctrl-0 = <&serial_3_pins>; 28 pinctrl-names = "default"; 33 pinctrl-0 = <&i2c_1_pins>; 34 pinctrl-names = "default"; [all …]
|
1...<<101102103104105106107108109110>>...152