| /linux-5.10/Documentation/devicetree/bindings/pinctrl/ |
| D | allwinner,sun4i-a10-pinctrl.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/allwinner,sun4i-a10-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
14 "#gpio-cells":
21 "#interrupt-cells":
30 - allwinner,sun4i-a10-pinctrl
31 - allwinner,sun5i-a10s-pinctrl
[all …]
|
| D | pinctrl-mcp23s08.txt | 2 8-/16-bit I/O expander with serial interface (I2C/SPI)
5 - compatible : Should be
6 - "mcp,mcp23s08" (DEPRECATED) for 8 GPIO SPI version
7 - "mcp,mcp23s17" (DEPRECATED) for 16 GPIO SPI version
8 - "mcp,mcp23008" (DEPRECATED) for 8 GPIO I2C version or
9 - "mcp,mcp23017" (DEPRECATED) for 16 GPIO I2C version of the chip
11 - "microchip,mcp23s08" for 8 GPIO SPI version
12 - "microchip,mcp23s17" for 16 GPIO SPI version
13 - "microchip,mcp23s18" for 16 GPIO SPI version
14 - "microchip,mcp23008" for 8 GPIO I2C version or
[all …]
|
| D | samsung-pinctrl.txt | 6 on-chip controllers onto these pads.
9 - compatible: should be one of the following.
10 - "samsung,s3c2412-pinctrl": for S3C2412-compatible pin-controller,
11 - "samsung,s3c2416-pinctrl": for S3C2416-compatible pin-controller,
12 - "samsung,s3c2440-pinctrl": for S3C2440-compatible pin-controller,
13 - "samsung,s3c2450-pinctrl": for S3C2450-compatible pin-controller,
14 - "samsung,s3c64xx-pinctrl": for S3C64xx-compatible pin-controller,
15 - "samsung,s5pv210-pinctrl": for S5PV210-compatible pin-controller,
16 - "samsung,exynos3250-pinctrl": for Exynos3250 compatible pin-controller.
17 - "samsung,exynos4210-pinctrl": for Exynos4210 compatible pin-controller.
[all …]
|
| D | lantiq,pinctrl-falcon.txt | 4 - compatible: "lantiq,pinctrl-falcon"
5 - reg: Should contain the physical address and length of the gpio/pinmux
8 Please refer to pinctrl-bindings.txt in this directory for details of the
16 pull-up and open-drain
31 Required subnode-properties:
32 - lantiq,groups : An array of strings. Each string contains the name of a group.
33 Valid values for these names are listed below.
34 - lantiq,function: A string containing the name of the function to mux to the
35 group. Valid values for function names are listed below.
37 Valid values for group and function names:
[all …]
|
| D | brcm,nsp-gpio.txt | 4 - compatible:
5 Must be "brcm,nsp-gpio-a"
7 - reg:
11 - #gpio-cells:
16 - gpio-controller:
19 - ngpios:
23 - interrupts:
26 - interrupt-controller:
29 - gpio-ranges:
30 Specifies the mapping between gpio controller and pin-controllers pins.
[all …]
|
| /linux-5.10/arch/arm64/boot/dts/broadcom/northstar2/ |
| D | ns2-svk.dts | 16 * * Neither the name of Broadcom Corporation nor the names of its
33 /dts-v1/;
39 compatible = "brcm,ns2-svk", "brcm,ns2";
49 stdout-path = "serial0:115200n8";
55 reg = <0x000000000 0x80000000 0x00000000 0x40000000>;
112 reg = <0>;
113 spi-max-frequency = <5000000>;
114 spi-cpha = <1>;
115 spi-cpol = <1>;
118 pl022,slave-tx-disable = <0>;
[all …]
|
| /linux-5.10/arch/arm/boot/dts/ |
| D | stm32mp15xx-dhcom-drc02.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
6 #include <dt-bindings/input/input.h>
7 #include <dt-bindings/pwm/pwm.h>
17 stdout-path = "serial0:115200n8";
36 rs485-rx-en {
37 gpio-hog;
39 output-low;
40 line-name = "rs485-rx-en";
45 gpio-line-names = "", "", "", "",
52 gpio-line-names = "In1", "", "", "",
[all …]
|
| D | omap3-lilly-dbb056.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later
5 /dts-v1/;
7 #include "omap3-lilly-a83x.dtsi"
10 model = "INCOstartec LILLY-DBB056 (DM3730)";
11 …compatible = "incostartec,omap3-lilly-dbb056", "incostartec,omap3-lilly-a83x", "ti,omap3630", "ti,…
15 vaux2: regulator-vaux2 {
16 compatible = "ti,twl4030-vaux2";
17 regulator-min-microvolt = <2800000>;
18 regulator-max-microvolt = <2800000>;
19 regulator-always-on;
[all …]
|
| D | pxa300-raumfeld-speaker-one.dts | 1 // SPDX-License-Identifier: GPL-2.0
3 /dts-v1/;
5 #include "pxa300-raumfeld-common.dtsi"
9 compatible = "raumfeld,raumfeld-speaker-one-pxa303", "marvell,pxa300";
13 #sound-dai-cells = <0>;
14 Vdd-supply = <®_3v3>;
15 Vdda-supply = <®_va_5v0>;
18 xo_11mhz: oscillator-11mhz {
19 compatible = "fixed-clock";
20 #clock-cells = <0>;
[all …]
|
| D | imx7ulp-com.dts | 1 // SPDX-License-Identifier: GPL-2.0
5 /dts-v1/;
8 #include <dt-bindings/input/input.h>
12 compatible = "ea,imx7ulp-com", "fsl,imx7ulp";
15 stdout-path = &lpuart4;
20 reg = <0x60000000 0x4000000>;
25 pinctrl-names = "default";
26 pinctrl-0 = <&pinctrl_lpuart4>;
31 pinctrl-names = "default";
32 pinctrl-0 = <&pinctrl_usbotg1_id>;
[all …]
|
| D | omap3-ldp.dts | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/
5 /dts-v1/;
7 #include <dt-bindings/input/input.h>
9 #include "omap-gpmc-smsc911x.dtsi"
13 compatible = "ti,omap3-ldp", "ti,omap3430", "ti,omap3";
17 reg = <0x80000000 0x8000000>; /* 128 MB */
22 cpu0-supply = <&vcc>;
27 compatible = "gpio-keys";
28 pinctrl-names = "default";
[all …]
|
| /linux-5.10/arch/arm64/boot/dts/rockchip/ |
| D | rk3328-rock64.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
14 stdout-path = "serial2:1500000n8";
17 gmac_clkin: external-gmac-clock {
18 compatible = "fixed-clock";
19 clock-frequency = <125000000>;
20 clock-output-names = "gmac_clkin";
21 #clock-cells = <0>;
24 vcc_sd: sdmmc-regulator {
25 compatible = "regulator-fixed";
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/arm/tegra/ |
| D | nvidia,tegra20-pmc.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra20-pmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jonathan Hunter <jonathanh@nvidia.com>
16 - nvidia,tegra20-pmc
17 - nvidia,tegra20-pmc
18 - nvidia,tegra30-pmc
19 - nvidia,tegra114-pmc
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/display/ |
| D | amlogic,meson-vpu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/display/amlogic,meson-vpu.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Neil Armstrong <narmstrong@baylibre.com>
17 DMC|---------------VPU (Video Processing Unit)----------------|------HHI------|
19 D |-------| |----| | | | | HDMI PLL |
20 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
21 R |-------| |----| Processing | | | | |
22 | osd2 | | | |---| Enci ----------|----|-----VDAC------|
[all …]
|
| /linux-5.10/arch/arm64/boot/dts/xilinx/ |
| D | zynqmp-zcu102-revA.dts | 1 // SPDX-License-Identifier: GPL-2.0+
5 * (C) Copyright 2015 - 2019, Xilinx, Inc.
10 /dts-v1/;
13 #include "zynqmp-clk-ccf.dtsi"
14 #include <dt-bindings/input/input.h>
15 #include <dt-bindings/gpio/gpio.h>
19 compatible = "xlnx,zynqmp-zcu102-revA", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
34 stdout-path = "serial0:115200n8";
39 reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>;
42 gpio-keys {
[all …]
|
| /linux-5.10/arch/arm/mach-omap2/ |
| D | prm2xxx.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 2007-2009, 2011-2012 Texas Instruments, Inc.
6 * Copyright (C) 2008-2010 Nokia Corporation
16 #include "prcm-common.h"
20 #define OMAP2420_PRM_REGADDR(module, reg) \ argument
21 OMAP2_L4_IO_ADDRESS(OMAP2420_PRM_BASE + (module) + (reg))
22 #define OMAP2430_PRM_REGADDR(module, reg) \ argument
23 OMAP2_L4_IO_ADDRESS(OMAP2430_PRM_BASE + (module) + (reg))
26 * OMAP2-specific global PRM registers
29 * With a few exceptions, these are the register names beginning with
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/cpufreq/ |
| D | nvidia,tegra124-cpufreq.txt | 2 ----------------------------------------------
8 - clocks: Must contain an entry for each entry in clock-names.
9 See ../clocks/clock-bindings.txt for details.
10 - clock-names: Must include the following entries:
11 - cpu_g: Clock mux for the fast CPU cluster.
12 - pll_x: Fast PLL clocksource.
13 - pll_p: Auxiliary PLL used during fast PLL rate changes.
14 - dfll: Fast DFLL clocksource that also automatically scales CPU voltage.
17 - clock-latency: Specify the possible maximum transition latency for clock,
21 --------
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/mmc/ |
| D | amlogic,meson-gx.txt | 10 - compatible : contains one of:
11 - "amlogic,meson-gx-mmc"
12 - "amlogic,meson-gxbb-mmc"
13 - "amlogic,meson-gxl-mmc"
14 - "amlogic,meson-gxm-mmc"
15 - "amlogic,meson-axg-mmc"
16 - clocks : A list of phandle + clock-specifier pairs for the clocks listed in clock-names.
17 - clock-names: Should contain the following:
18 "core" - Main peripheral bus clock
19 "clkin0" - Parent clock of internal mux
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/mfd/ |
| D | da9055.txt | 3 DA9055 consists of a large and varied group of sub-devices (I2C Only):
5 Device Supply Names Description
6 ------ ------------ -----------
7 da9055-gpio : : GPIOs
8 da9055-regulator : : Regulators
9 da9055-onkey : : On key
10 da9055-rtc : : RTC
11 da9055-hwmon : : ADC
12 da9055-watchdog : : Watchdog
23 - compatible : Should be "dlg,da9055-pmic"
[all …]
|
| /linux-5.10/arch/arm64/boot/dts/amlogic/ |
| D | meson-gxm-q200.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include <dt-bindings/input/input.h>
11 #include "meson-gxm.dtsi"
12 #include "meson-gx-p23x-q20x.dtsi"
15 compatible = "amlogic,q200", "amlogic,s912", "amlogic,meson-gxm";
18 adc-keys {
19 compatible = "adc-keys";
20 io-channels = <&saradc 0>;
21 io-channel-names = "buttons";
[all …]
|
| /linux-5.10/arch/arm64/boot/dts/allwinner/ |
| D | sun50i-a64-oceanic-5205-5inmfd.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
8 #include "sun50i-a64-sopine.dtsi"
12 compatible = "oceanic,5205-5inmfd", "allwinner,sun50i-a64";
20 stdout-path = "serial0:115200n8";
29 pinctrl-names = "default";
30 pinctrl-0 = <&rgmii_pins>;
31 phy-mode = "rgmii";
32 phy-handle = <&ext_rgmii_phy>;
33 phy-supply = <®_dc1sw>;
[all …]
|
| D | sun50i-h5-nanopi-neo-plus2.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 /dts-v1/;
6 #include "sun50i-h5.dtsi"
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/pinctrl/sun4i-a10.h>
14 compatible = "friendlyarm,nanopi-neo-plus2", "allwinner,sun50i-h5";
22 stdout-path = "serial0:115200n8";
26 compatible = "gpio-leds";
31 default-state = "on";
[all …]
|
| /linux-5.10/Documentation/devicetree/bindings/sound/ |
| D | nau8825.txt | 6 - compatible : Must be "nuvoton,nau8825"
8 - reg : the I2C address of the device. This is either 0x1a (CSB=0) or 0x1b (CSB=1).
11 - nuvoton,jkdet-enable: Enable jack detection via JKDET pin.
12 - nuvoton,jkdet-pull-enable: Enable JKDET pin pull. If set - pin pull enabled,
14 - nuvoton,jkdet-pull-up: Pull-up JKDET pin. If set then JKDET pin is pull up, otherwise pull down.
15 - nuvoton,jkdet-polarity: JKDET pin polarity. 0 - active high, 1 - active low.
17 - nuvoton,vref-impedance: VREF Impedance selection
18 0 - Open
19 1 - 25 kOhm
20 2 - 125 kOhm
[all …]
|
| D | st,sta32x.txt | 7 - compatible: "st,sta32x"
8 - reg: the I2C address of the device for I2C
9 - reset-gpios: a GPIO spec for the reset pin. If specified, it will be
12 - power-down-gpios: a GPIO spec for the power down pin. If specified,
16 - Vdda-supply: regulator spec, providing 3.3V
17 - Vdd3-supply: regulator spec, providing 3.3V
18 - Vcc-supply: regulator spec, providing 5V - 26V
22 - clocks, clock-names: Clock specifier for XTI input clock.
24 and disabled when it is removed. The 'clock-names' must be set to 'xti'.
26 - st,output-conf: number, Selects the output configuration:
[all …]
|
| /linux-5.10/drivers/clk/renesas/ |
| D | clk-r8a7740.c | 1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/clk-provider.h>
21 void __iomem *reg; member
34 unsigned int reg; member
68 unsigned int shift, reg; in r8a7740_cpg_register_clock() local
99 u32 value = readl(cpg->reg + CPG_FRQCRC); in r8a7740_cpg_register_clock()
103 u32 value = readl(cpg->reg + CPG_FRQCRA); in r8a7740_cpg_register_clock()
108 u32 value = readl(cpg->reg + CPG_PLLC2CR); in r8a7740_cpg_register_clock()
112 u32 value = readl(cpg->reg + CPG_USBCKCR); in r8a7740_cpg_register_clock()
122 for (c = div4_clks; c->name; c++) { in r8a7740_cpg_register_clock()
[all …]
|