Searched +full:reg +full:- +full:names (Results 2376 – 2400 of 4865) sorted by relevance
1...<<919293949596979899100>>...195
| /linux-6.8/arch/arm64/boot/dts/freescale/ |
| D | imx8mm-emcon.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 /dts-v1/;
13 stdout-path = &uart1;
17 compatible = "gpio-leds";
18 pinctrl-names = "default";
19 pinctrl-0 = <&pinctrl_gpio_led>;
21 led-green {
24 default-state = "on";
25 linux,default-trigger = "heartbeat";
28 led-red {
[all …]
|
| D | imx8mp-tqma8mpql.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright 2021-2022 TQ-Systems GmbH
4 * Author: Alexander Stein <alexander.stein@tq-group.com>
10 model = "TQ-Systems i.MX8MPlus TQMa8MPxL";
11 compatible = "tq,imx8mp-tqma8mpql", "fsl,imx8mp";
15 reg = <0x0 0x40000000 0 0x80000000>;
19 reg_vcc3v3: regulator-vcc3v3 {
20 compatible = "regulator-fixed";
21 regulator-name = "VCC3V3";
22 regulator-min-microvolt = <3300000>;
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/display/ |
| D | brcm,bcm2835-hdmi.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/brcm,bcm2835-hdmi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Eric Anholt <eric@anholt.net>
14 const: brcm,bcm2835-hdmi
16 reg:
18 - description: HDMI register range
19 - description: HD register range
26 - description: The pixel clock
[all …]
|
| D | arm,pl11x.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Liviu Dudau <Liviu.Dudau@arm.com>
11 - Andre Przywara <andre.przywara@arm.com>
24 - arm,pl110
25 - arm,pl111
27 - compatible
32 - enum:
33 - arm,pl110
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/i2c/ |
| D | atmel,at91sam-i2c.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/i2c/atmel,at91sam-i2c.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Alexandre Belloni <alexandre.belloni@bootlin.com>
16 - items:
17 - enum:
18 - atmel,at91rm9200-i2c
19 - atmel,at91sam9261-i2c
20 - atmel,at91sam9260-i2c
[all …]
|
| D | st,stm32-i2c.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/i2c/st,stm32-i2c.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Pierre-Yves MORDRET <pierre-yves.mordret@foss.st.com>
13 - $ref: /schemas/i2c/i2c-controller.yaml#
14 - if:
19 - st,stm32f7-i2c
20 - st,stm32mp13-i2c
21 - st,stm32mp15-i2c
[all …]
|
| /linux-6.8/arch/arm/boot/dts/marvell/ |
| D | kirkwood-linkstation.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
12 stdout-path = &uart0;
16 pinctrl: pin-controller@10000 {
17 pmx_power_hdd0: pmx-power-hdd0 {
20 pmx_usb_vbus: pmx-usb-vbus {
23 pmx_led_alarm: pmx-led-alarm {
26 pmx_led_function_red: pmx-led-function-red {
29 pmx_led_function_blue: pmx-led-function-blue {
32 pmx_led_info: pmx-led-info {
35 pmx_led_power: pmx-led-power {
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/pinctrl/ |
| D | qcom,sm6115-tlmm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm6115-tlmm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Iskren Chernev <iskren.chernev@gmail.com>
18 const: qcom,sm6115-tlmm
20 reg:
23 reg-names:
25 - const: west
26 - const: south
[all …]
|
| D | mediatek,mt8192-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8192-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sean Wang <sean.wang@mediatek.com>
17 const: mediatek,mt8192-pinctrl
19 gpio-controller: true
21 '#gpio-cells':
28 gpio-ranges:
32 gpio-line-names: true
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/gpio/ |
| D | gpio-mvebu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/gpio/gpio-mvebu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
11 - Andrew Lunn <andrew@lunn.ch>
16 - enum:
17 - marvell,armada-8k-gpio
18 - marvell,orion-gpio
20 - items:
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/interrupt-controller/ |
| D | apple,aic2.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/apple,aic2.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Hector Martin <marcan@marcan.st>
18 - Level-triggered hardware IRQs wired to SoC blocks
19 - Single mask bit per IRQ
20 - Automatic masking on event delivery (auto-ack)
21 - Software triggering (ORed with hw line)
22 - Automatic prioritization (single event/ack register per CPU, lower IRQs =
[all …]
|
| /linux-6.8/arch/arm64/boot/dts/renesas/ |
| D | rzg2ul-smarc.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 * Device Tree Source for the RZ/G2UL Type-1 SMARC EVK parts
8 #include "rzg2ul-smarc-pinfunction.dtsi"
9 #include "rz-smarc-common.dtsi"
13 /delete-property/ pinctrl-0;
14 /delete-property/ pinctrl-names;
20 sound-dai = <&ssi1>;
24 clock-frequency = <400000>;
26 versa3: clock-generator@68 {
28 reg = <0x68>;
[all …]
|
| /linux-6.8/arch/arm/boot/dts/microchip/ |
| D | at91-sama5d3_ksz9477_evb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
5 /dts-v1/;
9 model = "EVB-KSZ9477";
10 compatible = "microchip,sama5d3-ksz9477-evb", "atmel,sama5d36",
14 stdout-path = &dbgu;
17 reg_3v3: regulator-3v3 {
18 compatible = "regulator-fixed";
19 regulator-name = "3v3";
20 regulator-min-microvolt = <3300000>;
21 regulator-max-microvolt = <3300000>;
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/spi/ |
| D | jcore,spi.txt | 1 J-Core SPI master
5 - compatible: Must be "jcore,spi2".
7 - reg: Memory region for registers.
9 - #address-cells: Must be 1.
11 - #size-cells: Must be 0.
15 - clocks: If a phandle named "ref_clk" is present, SPI clock speed
20 - clock-names: Clock names, one for each phandle in clocks.
22 See spi-bus.txt for additional properties not specific to this device.
28 #address-cells = <1>;
29 #size-cells = <0>;
[all …]
|
| D | spi-pl022.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/spi/spi-pl022.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
13 - $ref: spi-controller.yaml#
14 - $ref: /schemas/arm/primecell.yaml#
23 - compatible
28 - const: arm,pl022
29 - const: arm,primecell
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/watchdog/ |
| D | renesas,wdt.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Wolfram Sang <wsa+renesas@sang-engineering.com>
11 - Geert Uytterhoeven <geert+renesas@glider.be>
16 - items:
17 - enum:
18 - renesas,r7s72100-wdt # RZ/A1
19 - renesas,r7s9210-wdt # RZ/A2
20 - const: renesas,rza-wdt # RZ/A
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/arm/mediatek/ |
| D | mediatek,mt7622-wed.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/arm/mediatek/mediatek,mt7622-wed.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lorenzo Bianconi <lorenzo@kernel.org>
11 - Felix Fietkau <nbd@nbd.name>
21 - enum:
22 - mediatek,mt7622-wed
23 - mediatek,mt7981-wed
24 - mediatek,mt7986-wed
[all …]
|
| /linux-6.8/arch/arm/boot/dts/nxp/imx/ |
| D | imx53-m53.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later
10 compatible = "aries,imx53-m53", "denx,imx53-m53", "fsl,imx53";
14 reg = <0x70000000 0x20000000>,
18 reg_3p2v: regulator-3p2v {
19 compatible = "regulator-fixed";
20 regulator-name = "3P2V";
21 regulator-min-microvolt = <3200000>;
22 regulator-max-microvolt = <3200000>;
23 regulator-always-on;
26 reg_backlight: regulator-backlight {
[all …]
|
| D | imx6qdl-hummingboard.dtsi | 4 * This file is dual-licensed: you can use it either under the terms
41 #include <dt-bindings/sound/fsl-imx-audmux.h>
47 reg = <0x10000000 0>;
51 stdout-path = &uart1;
54 ir_recv: ir-receiver {
55 compatible = "gpio-ir-receiver";
57 pinctrl-names = "default";
58 pinctrl-0 = <&pinctrl_hummingboard_gpio3_5>;
61 v_3v2: regulator-v-3v2 {
62 compatible = "regulator-fixed";
[all …]
|
| /linux-6.8/arch/riscv/boot/dts/microchip/ |
| D | mpfs-icicle-kit-fabric.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
5 compatible = "microchip,mpfs-icicle-reference-rtlv2210", "microchip,mpfs-icicle-kit",
9 compatible = "microchip,corepwm-rtl-v4";
10 reg = <0x0 0x40000000 0x0 0xF0>;
11 microchip,sync-update-mask = /bits/ 32 <0>;
12 #pwm-cells = <3>;
18 compatible = "microchip,corei2c-rtl-v7";
19 reg = <0x0 0x40000200 0x0 0x100>;
20 #address-cells = <1>;
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/clock/ |
| D | silabs,si5351.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 8 outputs. Si5351A also has a reduced pin-count package (10-MSOP) where only 3
16 https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/data-sheets/Si5351-B.pdf
19 - Alvin Šipraga <alsi@bang-olufsen.dk>
24 - silabs,si5351a # Si5351A, 20-QFN package
25 - silabs,si5351a-msop # Si5351A, 10-MSOP package
26 - silabs,si5351b # Si5351B, 20-QFN package
27 - silabs,si5351c # Si5351C, 20-QFN package
[all …]
|
| /linux-6.8/arch/arm/boot/dts/allwinner/ |
| D | sun9i-a80-cubieboard4.dts | 5 * Chen-Yu Tsai <wens@csie.org>
7 * This file is dual-licensed: you can use it either under the terms
46 /dts-v1/;
47 #include "sun9i-a80.dtsi"
49 #include <dt-bindings/gpio/gpio.h>
53 compatible = "cubietech,a80-cubieboard4", "allwinner,sun9i-a80";
60 stdout-path = "serial0:115200n8";
64 compatible = "gpio-leds";
66 led-0 {
71 led-1 {
[all …]
|
| /linux-6.8/Documentation/devicetree/bindings/pwm/ |
| D | pwm-st.txt | 2 --------------------------------------
5 - compatible : "st,pwm"
6 - #pwm-cells : Number of cells used to specify a PWM. First cell
7 specifies the per-chip index of the PWM to use and the
8 second cell is the period in nanoseconds - fixed to 2
10 - reg : Physical base address and length of the controller's
12 - pinctrl-names: Set to "default".
13 - pinctrl-0: List of phandles pointing to pin configuration nodes
16 - clock-names: Valid entries are "pwm" and/or "capture".
17 - clocks: phandle of the clock used by the PWM module.
[all …]
|
| /linux-6.8/arch/arm/boot/dts/ti/omap/ |
| D | omap3-echo.dts | 1 // SPDX-License-Identifier: GPL-2.0-only
5 /dts-v1/;
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/leds/common.h>
14 compatible = "amazon,omap3-echo", "ti,omap3630", "ti,omap3";
18 cpu0-supply = <&vdd1_reg>;
24 reg = <0x80000000 0xc600000>; /* 198 MB */
28 compatible = "regulator-fixed";
29 regulator-name = "vcc5v";
30 regulator-min-microvolt = <5000000>;
[all …]
|
| D | am35xx-clocks.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only
9 #clock-cells = <0>;
10 compatible = "ti,am35xx-gate-clock";
12 reg = <0x032c>;
13 ti,bit-shift = <1>;
17 #clock-cells = <0>;
18 compatible = "ti,gate-clock";
20 reg = <0x032c>;
21 ti,bit-shift = <9>;
25 #clock-cells = <0>;
[all …]
|
1...<<919293949596979899100>>...195