Home
last modified time | relevance | path

Searched full:qspi (Results 1 – 25 of 214) sorted by relevance

123456789

/linux-5.10/drivers/spi/
Dspi-bcm-qspi.c25 #include "spi-bcm-qspi.h"
234 static inline bool has_bspi(struct bcm_qspi *qspi) in has_bspi() argument
236 return qspi->bspi_mode; in has_bspi()
240 static inline bool bcm_qspi_has_fastbr(struct bcm_qspi *qspi) in bcm_qspi_has_fastbr() argument
242 if (!has_bspi(qspi) && in bcm_qspi_has_fastbr()
243 ((qspi->mspi_maj_rev >= 1) && in bcm_qspi_has_fastbr()
244 (qspi->mspi_min_rev >= 5))) in bcm_qspi_has_fastbr()
251 static inline bool bcm_qspi_has_sysclk_108(struct bcm_qspi *qspi) in bcm_qspi_has_sysclk_108() argument
253 if (!has_bspi(qspi) && (qspi->mspi_spcr3_sysclk || in bcm_qspi_has_sysclk_108()
254 ((qspi->mspi_maj_rev >= 1) && in bcm_qspi_has_sysclk_108()
[all …]
Dspi-stm32-qspi.c94 struct stm32_qspi *qspi; member
128 struct stm32_qspi *qspi = (struct stm32_qspi *)dev_id; in stm32_qspi_irq() local
131 sr = readl_relaxed(qspi->io_base + QSPI_SR); in stm32_qspi_irq()
135 cr = readl_relaxed(qspi->io_base + QSPI_CR); in stm32_qspi_irq()
137 writel_relaxed(cr, qspi->io_base + QSPI_CR); in stm32_qspi_irq()
138 complete(&qspi->data_completion); in stm32_qspi_irq()
154 static int stm32_qspi_tx_poll(struct stm32_qspi *qspi, in stm32_qspi_tx_poll() argument
172 ret = readl_relaxed_poll_timeout_atomic(qspi->io_base + QSPI_SR, in stm32_qspi_tx_poll()
176 dev_err(qspi->dev, "fifo timeout (len:%d stat:%#x)\n", in stm32_qspi_tx_poll()
180 tx_fifo(buf++, qspi->io_base + QSPI_DR); in stm32_qspi_tx_poll()
[all …]
Dspi-ti-qspi.c3 * TI QSPI driver
128 static inline unsigned long ti_qspi_read(struct ti_qspi *qspi, in ti_qspi_read() argument
131 return readl(qspi->base + reg); in ti_qspi_read()
134 static inline void ti_qspi_write(struct ti_qspi *qspi, in ti_qspi_write() argument
137 writel(val, qspi->base + reg); in ti_qspi_write()
142 struct ti_qspi *qspi = spi_master_get_devdata(spi->master); in ti_qspi_setup() local
143 struct ti_qspi_regs *ctx_reg = &qspi->ctx_reg; in ti_qspi_setup()
148 dev_dbg(qspi->dev, "master busy doing other transfers\n"); in ti_qspi_setup()
152 if (!qspi->spi_max_frequency) { in ti_qspi_setup()
153 dev_err(qspi->dev, "spi max frequency not defined\n"); in ti_qspi_setup()
[all …]
Dspi-zynq-qspi.c41 * QSPI Configuration Register bit Masks
44 * of the QSPI controller
57 * QSPI Configuration Register - Baud rate and slave select
67 * QSPI Interrupt Registers bit Masks
72 #define ZYNQ_QSPI_IXR_RX_OVERFLOW_MASK BIT(0) /* QSPI RX FIFO Overflow */
73 #define ZYNQ_QSPI_IXR_TXNFULL_MASK BIT(2) /* QSPI TX FIFO Overflow */
74 #define ZYNQ_QSPI_IXR_TXFULL_MASK BIT(3) /* QSPI TX FIFO is full */
75 #define ZYNQ_QSPI_IXR_RXNEMTY_MASK BIT(4) /* QSPI RX FIFO Not Empty */
76 #define ZYNQ_QSPI_IXR_RXF_FULL_MASK BIT(5) /* QSPI RX FIFO is full */
77 #define ZYNQ_QSPI_IXR_TXF_UNDRFLOW_MASK BIT(6) /* QSPI TX FIFO Underflow */
[all …]
Dspi-zynqmp-gqspi.c3 * Xilinx Zynq UltraScale+ MPSoC Quad-SPI (QSPI) controller driver
26 /* Generic QSPI register offsets */
141 * struct zynqmp_qspi - Defines qspi driver instance
142 * @regs: Virtual address of the QSPI controller registers
156 * @mode: Defines the mode in which QSPI is operating
252 * The default settings of the QSPI controller's configurable parameters on
264 * - Enable the QSPI controller
352 * @qspi: Pointer to the spi_device structure
355 static void zynqmp_qspi_chipselect(struct spi_device *qspi, bool is_high) in zynqmp_qspi_chipselect() argument
357 struct zynqmp_qspi *xqspi = spi_master_get_devdata(qspi->master); in zynqmp_qspi_chipselect()
[all …]
Datmel-quadspi.c3 * Driver for Atmel QSPI Controller
26 /* QSPI register offsets */
361 /* offset of the data access in the QSPI memory space */ in atmel_qspi_set_cfg()
373 * If the QSPI controller is set in regular SPI mode, set it in in atmel_qspi_set_cfg()
388 /* Set QSPI Instruction Frame registers */ in atmel_qspi_set_cfg()
399 /* Set QSPI Instruction Frame registers */ in atmel_qspi_set_cfg()
488 /* Compute the QSPI baudrate */ in atmel_qspi_setup()
501 /* Reset the QSPI controller */ in atmel_qspi_init()
504 /* Set the QSPI controller by default in Serial Memory Mode */ in atmel_qspi_init()
508 /* Enable the QSPI controller */ in atmel_qspi_init()
[all …]
DMakefile30 obj-$(CONFIG_SPI_BCM_QSPI) += spi-iproc-qspi.o spi-brcmstb-qspi.o spi-bcm-qspi.o
36 obj-$(CONFIG_SPI_COLDFIRE_QSPI) += spi-coldfire-qspi.o
54 obj-$(CONFIG_SPI_FSL_QUADSPI) += spi-fsl-qspi.o
83 obj-$(CONFIG_SPI_TI_QSPI) += spi-ti-qspi.o
93 obj-$(CONFIG_SPI_QCOM_QSPI) += spi-qcom-qspi.o
113 obj-$(CONFIG_SPI_STM32_QSPI) += spi-stm32-qspi.o
131 obj-$(CONFIG_SPI_ZYNQ_QSPI) += spi-zynq-qspi.o
/linux-5.10/Documentation/devicetree/bindings/spi/
Dti_qspi.txt1 TI QSPI controller.
4 - compatible : should be "ti,dra7xxx-qspi" or "ti,am4372-qspi".
5 - reg: Should contain QSPI registers location and length.
7 - qspi_base: Qspi configuration register Address space
10 - interrupts: should contain the qspi interrupt number.
12 - ti,hwmods: Name of the hwmod associated to the QSPI
19 - syscon-chipselects: Handle to system control region contains QSPI
22 NOTE: TI QSPI controller requires different pinmux and IODelay
26 specified in the slave nodes of TI QSPI controller without appropriate
32 qspi: qspi@47900000 {
[all …]
Dbrcm,spi-bcm-qspi.txt26 "brcm,spi-brcmstb-qspi", "brcm,spi-bcm-qspi" : MSPI+BSPI on BRCMSTB SoCs
27 "brcm,spi-brcmstb-mspi", "brcm,spi-bcm-qspi" : Second Instance of MSPI
29 "brcm,spi-bcm7425-qspi", "brcm,spi-bcm-qspi", "brcm,spi-brcmstb-mspi" : Second Instance of MSPI
31 "brcm,spi-bcm7429-qspi", "brcm,spi-bcm-qspi", "brcm,spi-brcmstb-mspi" : Second Instance of MSPI
33 "brcm,spi-bcm7435-qspi", "brcm,spi-bcm-qspi", "brcm,spi-brcmstb-mspi" : Second Instance of MSPI
35 "brcm,spi-bcm7445-qspi", "brcm,spi-bcm-qspi", "brcm,spi-brcmstb-mspi" : Second Instance of MSPI
37 "brcm,spi-bcm7216-qspi", "brcm,spi-bcm-qspi", "brcm,spi-brcmstb-mspi" : Second Instance of MSPI
39 "brcm,spi-bcm7278-qspi", "brcm,spi-bcm-qspi", "brcm,spi-brcmstb-mspi" : Second Instance of MSPI
41 "brcm,spi-nsp-qspi", "brcm,spi-bcm-qspi" : MSPI+BSPI on Cygnus, NSP
42 "brcm,spi-ns2-qspi", "brcm,spi-bcm-qspi" : NS2 SoCs
[all …]
Drenesas,rspi.yaml7 title: Renesas (Quad) Serial Peripheral Interface (RSPI/QSPI)
28 - renesas,qspi-r8a7742 # RZ/G1H
29 - renesas,qspi-r8a7743 # RZ/G1M
30 - renesas,qspi-r8a7744 # RZ/G1N
31 - renesas,qspi-r8a7745 # RZ/G1E
32 - renesas,qspi-r8a77470 # RZ/G1C
33 - renesas,qspi-r8a7790 # R-Car H2
34 - renesas,qspi-r8a7791 # R-Car M2-W
35 - renesas,qspi-r8a7792 # R-Car V2H
36 - renesas,qspi-r8a7793 # R-Car M2-N
[all …]
Dqcom,spi-qcom-qspi.yaml5 $id: "http://devicetree.org/schemas/spi/qcom,spi-qcom-qspi.yaml#"
8 title: Qualcomm Quad Serial Peripheral Interface (QSPI)
14 description: The QSPI controller allows SPI protocol communication in single,
24 - const: qcom,sdm845-qspi
25 - const: qcom,qspi-v1
41 - description: QSPI core clock
49 - const: qspi-config
50 - const: qspi-memory
70 qspi: spi@88df000 {
71 compatible = "qcom,sdm845-qspi", "qcom,qspi-v1";
Dspi-fsl-qspi.txt4 - compatible : Should be "fsl,vf610-qspi", "fsl,imx6sx-qspi",
5 "fsl,imx7d-qspi", "fsl,imx6ul-qspi",
6 "fsl,ls1021a-qspi", "fsl,ls2080a-qspi"
8 "fsl,ls1043a-qspi" followed by "fsl,ls1021a-qspi"
14 - clock-names : Should contain the name of the clocks: "qspi_en" and "qspi".
27 compatible = "fsl,vf610-qspi";
33 clock-names = "qspi_en", "qspi";
Dst,stm32-qspi.yaml4 $id: http://devicetree.org/schemas/spi/st,stm32-qspi.yaml#
7 title: STMicroelectronics STM32 Quad Serial Peripheral Interface (QSPI) bindings
18 const: st,stm32f469-qspi
27 - const: qspi
64 compatible = "st,stm32f469-qspi";
66 reg-names = "qspi", "qspi_mm";
Dspi-zynq-qspi.txt1 Xilinx Zynq QSPI controller Device Tree Bindings
5 - compatible : Should be "xlnx,zynq-qspi-1.0".
6 - reg : Physical base address and size of QSPI registers map.
17 qspi: spi@e000d000 {
18 compatible = "xlnx,zynq-qspi-1.0";
Datmel-quadspi.txt1 * Atmel Quad Serial Peripheral Interface (QSPI)
5 - "atmel,sama5d2-qspi"
6 - "microchip,sam9x60-qspi"
13 - clocks: Should reference the peripheral clock and the QSPI system
23 compatible = "atmel,sama5d2-qspi";
Dspi-zynqmp-qspi.txt5 - compatible : Should be "xlnx,zynqmp-qspi-1.0".
17 qspi: spi@ff0f0000 {
18 compatible = "xlnx,zynqmp-qspi-1.0";
/linux-5.10/Documentation/devicetree/bindings/mtd/
Dcadence-quadspi.txt5 Generic default - "cdns,qspi-nor".
6 For TI 66AK2G SoC - "ti,k2g-qspi", "cdns,qspi-nor".
7 For TI AM654 SoC - "ti,am654-ospi", "cdns,qspi-nor".
11 address and length of the QSPI Controller data area.
20 - cdns,rclk-en : Flag to indicate that QSPI return clock is used to latch
21 the read data rather than the QSPI clock. Make sure that QSPI return
40 - reset-names : Must include either "qspi" and/or "qspi-ocp".
44 qspi: spi@ff705000 {
45 compatible = "cdns,qspi-nor";
57 reset-names = "qspi", "qspi-ocp";
/linux-5.10/arch/m68k/include/asm/
Dmcfqspi.h3 * Definitions for Freescale Coldfire QSPI module
12 * struct mcfqspi_cs_control - chip select control for the coldfire qspi driver
18 * The QSPI module has 4 hardware chip selects. We don't use them. Instead
20 * platform data for each QSPI master controller. Only the select and
31 * struct mcfqspi_platform_data - platform data for the coldfire qspi driver
32 * @bus_num: board specific identifier for this qspi driver.
33 * @num_chipselects: number of chip selects supported by this qspi driver.
/linux-5.10/arch/arm/boot/dts/
Ddra7-evm-common.dtsi134 &qspi {
153 label = "QSPI.SPL";
157 label = "QSPI.SPL.backup1";
161 label = "QSPI.SPL.backup2";
165 label = "QSPI.SPL.backup3";
169 label = "QSPI.u-boot";
173 label = "QSPI.u-boot-spl-os";
177 label = "QSPI.u-boot-env";
181 label = "QSPI.u-boot-env.backup1";
185 label = "QSPI.kernel";
[all …]
Dr8a7742-iwg21m.dtsi39 /* GP0_18 set low to select QSPI. Doing so will disable VIN2 */
84 qspi_pins: qspi {
86 function = "qspi";
90 &qspi {
Dsocfpga_arria10_socdk_qspi.dts9 &qspi {
28 partition@qspi-boot {
33 partition@qspi-rootfs {
Ddra72-evm-common.dtsi473 &qspi {
492 label = "QSPI.SPL";
496 label = "QSPI.SPL.backup1";
500 label = "QSPI.SPL.backup2";
504 label = "QSPI.SPL.backup3";
508 label = "QSPI.u-boot";
512 label = "QSPI.u-boot-spl-os";
516 label = "QSPI.u-boot-env";
520 label = "QSPI.u-boot-env.backup1";
524 label = "QSPI.kernel";
[all …]
Dr8a7743-iwg20m.dtsi44 qspi_pins: qspi {
46 function = "qspi";
66 &qspi {
Dr8a7744-iwg20m.dtsi39 qspi_pins: qspi {
41 function = "qspi";
61 &qspi {
Dat91-sam9x60ek.dts320 status = "disabled"; /* Conflict with QSPI. */
373 qspi {
374 pinctrl_qspi: qspi {
602 &qspi {
618 label = "qspi: at91bootstrap";
623 label = "qspi: bootloader";
628 label = "qspi: bootloader env redundant";
633 label = "qspi: bootloader env";
638 label = "qspi: device tree";
643 label = "qspi: kernel";

123456789