Home
last modified time | relevance | path

Searched full:power (Results 276 – 300 of 483) sorted by relevance

1...<<11121314151617181920

/qemu/hw/vfio/
H A Dregion.c263 * on x86_64). Align by power-of-two size, capped at 1GiB. in vfio_region_mmap()
/qemu/hw/s390x/
H A Devent-facility.c5 * - Signal Quiesce - system power down
/qemu/hw/misc/
H A Dnpcm_clk.c131 * All are loaded on power-up reset. CLKENx and SWRSTR should also be loaded on
894 /* Power down -- clear lock and indicate loss of lock */ in npcm_clk_write()
H A Dallwinner-r40-dramc.c80 * Only power of 2 RAM sizes from 256MiB up to 2048MiB are supported,
/qemu/hw/arm/
H A Dnpcm7xx.c424 object_property_add_alias(obj, "power-on-straps", OBJECT(&s->gcr), in npcm7xx_init()
425 "power-on-straps"); in npcm7xx_init()
H A Dnpcm8xx.c418 object_property_add_alias(obj, "power-on-straps", OBJECT(&s->gcr), in npcm8xx_init()
419 "power-on-straps"); in npcm8xx_init()
H A Domap1.c534 /* Ultra Low-Power Device Module */
1466 /* MPU Clock/Reset/Power Mode Control */
3482 uint8_t power; member
3514 on = (s->clk && s->power) ? muldiv64(ticks, in omap_lpg_update()
3538 s->power = 0x00; in omap_lpg_reset()
3557 return s->power; in omap_lpg_read()
3584 s->power = value & 0x01; in omap_lpg_write()
/qemu/target/xtensa/core-de212/
H A Dcore-isa.h89 #define XCHAL_HAVE_PSO 0 /* Power Shut-Off */
100 #define XCHAL_HAVE_FUSION_LOW_POWER 0 /* Fusion Low Power option */
/qemu/hw/isa/
H A Dvt82c686.c183 /* Power Management IO base */ in via_pm_reset()
774 /* Function 4: Power Management */ in via_isa_realize()
H A Dpiix.c364 /* Power Management */ in pci_piix_realize()
/qemu/hw/alpha/
H A Dtyphoon.c189 /* PWR: Power Management Control. */ in cchip_read()
441 /* PWR: Power Management Control. */ in cchip_write()
/qemu/hw/acpi/
H A Derst.c100 * As this is mapped through a PCI BAR, it must be a power of
439 (((record_size - 1) & record_size) == 0) && /* is power of 2 */ in check_erst_backend_storage()
/qemu/libdecnumber/dpd/
H A Ddecimal64.c86 /* power of ten, or if the exponent on a zero had to be clamped. */
610 /* Constant multipliers for divide-by-power-of five using reciprocal */
755 Int cut=0; /* power of ten in current unit */ in decDigitsFromDPD()
/qemu/qapi/
H A Dblock-export.json202 # PAGE_SIZE] and must be power of 2. Defaults to 512 bytes.
/qemu/tests/qtest/libqos/
H A Dvirtio-pci.c230 /* Check power of 2 */ in qvirtio_pci_virtqueue_setup_common()
/qemu/linux-headers/asm-s390/
H A Dkvm.h573 /* length and alignment of the sdnx as a power of two */
/qemu/docs/system/riscv/
H A Dsifive_u.rst16 * Power, Reset, Clock, Interrupt (PRCI)
/qemu/block/
H A Dvhdx.h284 power of 2, <= 256MB and >= 1MB. */
/qemu/target/ppc/translate/
H A Dfp-impl.c.inc515 * Before Power ISA v3.0, MFFS bits 11~15 were reserved, any instruction
521 * For Power ISA v3.0+, return false and let the pattern group
/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h89 #define XCHAL_HAVE_PSO 0 /* Power Shut-Off */
100 #define XCHAL_HAVE_FUSION_LOW_POWER 0 /* Fusion Low Power option */
/qemu/hw/block/
H A Dpflash_cfi02.c845 * The size of each flash sector must be a power of 2 and it must be in pflash_cfi02_realize()
846 * aligned at the same power of 2. in pflash_cfi02_realize()
/qemu/hw/pci-host/
H A Dpnv_phb3.c990 /* Power Bus Common Queue */ in pnv_phb3_instance_init()
1059 /* Power Bus Common Queue */ in pnv_phb3_realize()
/qemu/target/ppc/
H A Dtimebase_helper.c222 * POWER processor Timebase Facility
/qemu/target/m68k/
H A Dop_helper.c887 * word. For the cases where BLEN is not a power of 2, adjust ADDR so in bf_prep()
888 * that we can use the next power of two sized load without crossing a in bf_prep()
/qemu/docs/system/
H A Dqemu-block-drivers.rst.inc198 Changes the cluster size (must be power-of-2 between 4K and 64K). Smaller
205 power-of-2 between 1 and 16). There is normally no need to

1...<<11121314151617181920