Home
last modified time | relevance | path

Searched full:pll1 (Results 1 – 5 of 5) sorted by relevance

/qemu/hw/misc/
H A Dallwinner-a10-ccm.c33 REG_PLL1_CFG = 0x0000, /* PLL1 Control */
34 REG_PLL1_TUN = 0x0004, /* PLL1 Tuning */
44 REG_PLL1_TUN2 = 0x0038, /* PLL1 Tuning2 */
H A Dnpcm_clk.c371 .name = "pll1",
/qemu/include/hw/misc/
H A Dnpcm_clk.h61 NPCM7XX_CLOCK_PLL1D2, /* PLL1/2 */
/qemu/hw/arm/
H A Dnpcm7xx.c73 /* Run PLL1 at 1600 MHz */
75 /* Run the CPU from PLL1 and UART from PLL2 */
H A Dnpcm8xx.c76 /* Run PLL1 at 1600 MHz */
78 /* Run the CPU from PLL1 and UART from PLL2 */